Planar Electrostatically Doped Reconfigurable Schottky Barrier FDSOI Field-Effect Transistor Structures by Krauss, Tillmann Adrian
Planare elektrostatisch dotierte
rekonfigurierbare Schottky-Barriere
FDSOI Feldeffekttransistor Strukturen
Planar Electrostatically Doped Reconfigurable Schottky Barrier FDSOI Field-Effect Transistor
Structures
Zur Erlangung des akademischen Grades Doktor-Ingenieur (Dr.-Ing.)
genehmigte Dissertation von Tillmann A. Krauss aus Offenbach am Main
Tag der Einreichung: 27.09.2018, Tag der Prüfung: 26.04.2019
Darmstadt — D 17
1. Gutachten: Prof. Dr. rer. nat. Udo Schwalke
2. Gutachten: Prof. Dr. Jurriaan Schmitz
Planare elektrostatisch dotierte rekonfigurierbare Schottky-Barriere FDSOI Feldeffekttransistor Strukturen
Planar Electrostatically Doped Reconfigurable Schottky Barrier FDSOI Field-Effect Transistor Structures
Genehmigte Dissertation von Tillmann A. Krauss aus Offenbach am Main
1. Gutachten: Prof. Dr. rer. nat. Udo Schwalke
2. Gutachten: Prof. Dr. Jurriaan Schmitz
Tag der Einreichung: 27.09.2018
Tag der Prüfung: 26.04.2019
Darmstadt — D 17
Bitte zitieren Sie dieses Dokument als:
URN: urn:nbn:de:tuda-tuprints-87718
URL: http://tuprints.ulb.tu-darmstadt.de/8771
Dieses Dokument wird bereitgestellt von tuprints,
E-Publishing-Service der TU Darmstadt
http://tuprints.ulb.tu-darmstadt.de
tuprints@ulb.tu-darmstadt.de
Die Veröffentlichung steht unter folgender Creative Commons Lizenz:
Namensnennung – Weitergabe unter gleichen Bedingungen 4.0 International
https://creativecommons.org/licenses/by-sa/4.0/
Planare elektrostatisch dotierte rekonfigurierbare
Schottky-Barriere FDSOI Feldeffekttransistor Strukturen
Vom Fachbereich Elektrotechnik und Informationstechnik
der Technischen Universität Darmstadt
zur Erlangung des akademischen Grades eines
Doktor-Ingenieurs (Dr.-Ing.)
genehmigte Dissertation
von
Dipl.-Wirtsch.-Ing. Tillmann A. Krauss
geboren am 24. Januar 1981 in Offenbach am Main
Referent: Prof. Dr. rer. nat. Udo Schwalke
Korreferent: Prof. Dr. Jurriaan Schmitz
Tag der Einreichung: 27.09.2018
Tag der mündlichen Prüfung: 26.04.2019
D 17
Darmstadt 2017
Erklärung laut §9 PromO
Ich versichere hiermit, dass ich die vorliegende Dissertation selbstständig und nur unter Ver-
wendung der angegebenen Literatur verfasst habe. Die Arbeit hat bisher noch nicht zu Prüf-
ungszwecken gedient.
(Tillmann A. Krauss)
Darmstadt, den 27.09.2018
i

Kurzfassung
Unsere Wirtschaft sowie auch unsere Gesellschaft wurden in den vergangenen 50 Jahren durch
elektronische Innovationen maßgeblich geprägt. Dieser große Einfluss der Elektronik basiert
insbesondere auf deren kontinuierlichen Verbesserung durch Skalierung bzw. Verkleinerung
der zentralen MOSFET Bauelemente in komplementären integrierten Schaltkreisen - auch
bekannt unter der Mooreschen Gesetzmäßigkeit. In naher Zukunft werden sich die kleinsten
Strukturgrößen dieser Bauelemente atomaren Dimensionen annähren. Aufgrund der damit
steigenden Komplexiät der Herstellung, verlangsamt sich dieser Skalierungstrend und kommt
unter Umständen im Bereich von sub-10nm Technologieknoten vollständig zum Erliegen.
Aus diesem Grund sind neue Technologien, welche zukünftig potential die CMOS Technolo-
gie ersetzen könnten, ein Forschungsschwerpunkt von Wissenschaft und Industrie. Auf
Basis existierender Halbleiterfertigungsprozesse bieten hierzu neuartige Bauelemente mit
speziellen Charakteristiken vielversprechende Lösungen, um innovative Schaltungsarchitek-
turen in nanoskaligen integrierten Logikschaltungen zu ermöglichen. Ein Anwärter aus
diesem Forschungsbereich sind polarititätskontrollierbare bzw. rekonfigurierbare MOSFET
(RFET) Konzepte. Diese RFET Bauelemente können, im Gegensatz zu herkömmlichen
MOSFETs, mit Hilfe eines elektrischen Signals zwischen n- und p-Typ Leitungsmechanismus
umgeschaltet werden. Diese Wahlmöglichkeit verspricht, komplexere Systeme mit geringer
Bauelementanzahl und geringeren Kosten pro logischer Funktion herzustellen.
Der Fokus dieser Arbeit liegt sowohl auf der Demonstration des erfolgreichen Transfers einer
Silizium Nanodraht RFET Vorläufertechnologie in eine planare RFET Bauelementarchitektur
als auch der parallelen Optimierung dieser für rekonfigurierbare sowie konventionelle CMOS
Schaltungen.
Analog zu den vorausgegangenen Nanodraht RFET zeichnet sich der planare Ansatz durch
einen dotierstofffreien CMOS kompatiblen Herstellungsprozess auf Basis eines konven-
tionellen SOI Substrates aus und erlangt seine Rekonfigurierbarkeit durch elektrostatische
Dotierung. Das planare Bauelement kann als eine Verknüpfung von zwei MOSFETs in
einer gemeinsamen Struktur betrachtet werden. Diese Transistorstruktur besteht aus einem
mittig oberseitigen Verarmungstyp FET, der auf einen rückseitigen Schottky Barriere Anre-
icherungstyp FET (SBFET) aufbaut. Der rückseitige SBFET etabliert dabei wahlweise den leit-
fähigen n- oder p-Kanal durch ein entsprechend angelegtes elektrisches Potential auf dessen
Gate-Elektrode. Die eigentliche Kontrolle des Ladungsträgerflusses zwischen Quelle und
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Senke wird durch den oberseitigen FET mittels einer lokalen Verarmung des rückseitigen
Kanals über ein gegensätzliches Potential auf der oberseitigen Gate-Elektrode realisiert.
Zwei Generationen planarer RFET Bauelemente wurden erfolgreich prozessiert. Dabei wurden
verschiedene Gate-Elektrodenmaterialien, wie beispielsweise Nickel, Aluminium und reak-
tiv kathodenzerstäubtes Wolfram-Titan-Nitrid untersucht. So konnte unter anderem experi-
mentell Wolfram-Titan-Nitrid als geeignet für die Realisierung einer symmetrischen n- und
p-Typ Schaltcharakteristik des selben Bauelements, als essentielle Voraussetzung für RFET
Schaltungsdesigns, identifiziert werden. Des Weiteren wird ein experimentelles Verfahren
zur Einstellung der Schottky Barrierehöhe für eine ideale n- und p-Typ Leitungssymmetrie,
welches auf einer Dotierstoffsegration mittels Silizidierung basiert, demonstriert.
Umfassende elektrische Charaktiersierungsergebnisse zeigen experimentelle Unterschwellen-
steigungen von 65 mV/dec und an-zu-aus Stromverhältnisse von über 9 Dekaden. Auf Ba-
sis von kalibrierten TCAD Simulationen wird der Designraum dieses Bauelementekonzeptes
untersucht, um Prognosen für skalierte und zusätzlich optimierte Bauelemente abzuleiten.
Ebenfalls wird die Hochtemperaturleistungsfähigkeit evaluiert und sowohl mit der Nanodraht
RFET Vorgängertechnologie als auch mit dem industriellen Stand der Technik an Hochzuver-
lässigkeits und -temperatur MOSFETs verglichen. Dieser Vergleich zeigt deutlich die gleich-
wertige Leistungsfähigkeit der planaren RFET Technologie hinsichtlich des Leckstromniveaus
im Aus-Zustand.
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Abstract
In the last 50 years, our economy and society have obviously been influenced and shaped
to a great extent by electronic devices. This substantial impact of electronics is the result of a
continuous performance improvement based on the scaling, i.e. shrinking, of MOSFET devices
in complementary integrated circuits, following Moore’s law. As the MOSFET feature sizes are
approaching atomistic dimensions, the scaling trend slowed down considerably and is even
threatened for sub-10 nm technology nodes. Therefore, technologies that have the potential to
supersede the CMOS technology in the future are the topic of intensive investigation by both
researchers and the industry. An attractive solution is the leveraging of existing semiconductor
technologies based on emerging research devices (ERD) offering novel characteristics, which
enable new circuit architectures in future nanoscale logic circuits. A possible ERD contender
are polarity controllable or reconfigurable MOSFET (RFET) concepts. Generally, RFET devices
are able to switch between n- and p-type conduction by the application of an electrical signal.
Therefore, RFET promise increased complex systems with a lower device count decreasing the
costs per basic logic function based on their higher logic expressiveness.
The focus of this work lies in the successful transfer of a predecessor silicon nanowire (NW)
RFET technology into a planar RFET device, while simultaneously optimizing the resulting
RFET for reconfigurable as well as conventional CMOS circuits. As for the predecessor NW
RFET, the planar approach features a doping-less CMOS compatible fabrication process on a
conventional SOI substrate and obtains its reconfigurability by electrostatic doping. The device
can be regarded as a entanglement of two MOSFET in one structure, i.e. a depletion mode FET
centered on top of a backside enhancement mode Schottky barrier FET (SBFET). The backside
SBFET establishes the conductive channel consisting of the desired charge carrier type via an
appropriate potential on its gate electrode. The topside FET controls the charge carrier flow
between source and drain by locally depleting this channel given an opposite potential on its
gate electrode with respect to the backside gate electrode.
Two generations of devices have been successfully processed, while different gate electrode
materials, i.e. nickel, aluminum and reactively sputtered tungsten-titanium-nitride, have been
introduced to the device structure. As n- and p-type symmetry of the very same device is essen-
tial for RFET circuit design, tungsten-titanium-nitride is experimentally identified as a possible
mid-gap metal gate electrode for RFET devices. Also, a Schottky barrier adjustment process for
ideal n- and p-type symmetry based on silicide induced dopant segregation is experimentally
demonstrated.
v
Extensive electrical characterizations supported by calibrated TCAD simulations are pre-
sented, demonstrating experimental sub-threshold slopes of 65 mV/dec and on-to-off current
ratios of over 9 decades. Based on TCAD simulations and supported by experimental results,
the design space of the device concept is explored in order to gather predictive results for fu-
ture scaled device optimization. Further, the high temperature (HT) performance is evaluated
and compared to the predecessor NW RFET devices as well as to a state-of-the-art industrial
high reliability HT MOSFET clearly illustrating the on par performance of the planar RFET
concept with respect to off-state leakage current.
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1 Introduction
In the last 50 years, our economy and society have obviously been influenced and shaped to
a great extent by electronic devices. This substantial impact of electronics is the result of a
continuous performance improvement of the central driving element of modern electronics,
the metal-oxide-semiconductor field-effect transistor (MOSFET). The increase in performance
mainly stems from the scaling, i.e. shrinking, of the MOSFET devices in complementary inte-
grated circuits (CMOS). This continuous scaling trend has already been predicted in 1968 by G.
E. Moore later being referenced to as Moore’s law. The main benefits of scaling are threefold.
Firstly, scaling results in a lower cost per transistor as more devices are crammed into the same
silicon area. Also, the MOSFET becomes faster as charge carriers travel over a smaller distance
and the associated capacitance, which has to be charged and discharged, is reduced. Finally,
the decreasing capacitance together with voltage scaling results in a higher energy efficiency
of CMOS circuits [1].
Today, as the MOSFET feature sizes are approaching atomistic dimensions as the hard phys-
ical limit, the scaling trend slowed down considerably and is even threatened for sub-10 nm
technology nodes. Besides increasing short channel effects and ultimately direct S/D tun-
neling, mainly the power density and dissipation slowed down the pace of CMOS scaling.
Further, additional advancements are increasingly difficult to realize both from the technolog-
ical and especially the economical perspective. As the demand for increased electronic device
and system performance is tremendous, the industry is seeking ways to continue scaling sum-
marized by the International Technology Roadmap for Semiconductors group (ITRS 2.0) in
the focus team “More Moore“, which concentrates efforts across interdisciplinary technology
work groups. However, it is generally expected, that Moore’s law is going to end within the
next decade due to economical reasons [2]. Therefore, technologies that have the potential to
supersede the CMOS technology in the future are the topic of intensive investigation by both
researchers and the industry. These efforts result in emerging research devices (ERD) that are
continuously reviewed by the ITRS 2.0 “Beyond CMOS“ focus team. Many ERD approaches
are under investigation, e.g. new disruptive materials like carbon nanotubes, graphene and
other 2D materials. Also, completely different information representation schemes, e.g. quan-
tum computing, spintronics and memristor based logic, are evaluated. However, all these
approaches have to be regarded as still being in their infancy stages.
For this reason, the leveraging of existing semiconductor technologies based on ERD offering
novel characteristics, which enable new circuit architectures in future nanoscale logic circuits,
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is considered as a promising approach for “Beyond CMOS“. These novel characteristics must
be able to enhance the functionality of electronic systems in order to serve the high market
demand for increasing performance and system complexity.
A possible “Beyond CMOS“ contender of ERD are polarity controllable or reconfigurable
MOSFET (RFET) concepts. Generally, RFET devices are able to switch between n- and p-type
conduction via electrostatic doping (ED) by applying an appropriate electrical signal. Lately,
ED has increasingly attracted research interest [3–8], while one of the first demonstrations of
electrostatically doped RFET have been reported by Koo et al. [9] followed by Colli et al. [10]
and Wessely et al. [11, 12]. Generally, the RFET concepts promise increased complex sys-
tems with a lower device count mitigating the power density issue and decreasing the costs
per basic logic function based on their higher logic expressiveness [13, 14]. Additionally, the
concepts require only minimal modifications or even simplifications of standard technology
process flows [14]. It has to be noted, that the majority of RFET research is focused on extend-
ing end-of-roadmap nanowire and gate-all-around FET structures, while the work presented
here considers the less ambitious possibility of leveraging the economically successful and
matured planar FDSOI technology [15].
The focus of this work lies in a technology transfer of the nanowire (NW) RFET ERD of Wessely
et al. [16] into a planar RFET device structure. Simultaneously, an optimization of the planar
device performance for reconfigurable as well as conventional CMOS circuit application and
a reduction of the technological complexity are targeted. As for the predecessor NW RFET,
the planar approach features a doping-less CMOS compatible fabrication process on a conven-
tional SOI substrate and obtains its reconfigurability by electrostatic doping. The device can
be regarded as a entanglement of two MOSFET in one structure, i.e. a depletion mode FET
centered on top of a backside enhancement mode Schottky barrier FET (SBFET). The backside
SBFET establishes the conductive channel consisting of the desired charge carrier type via an
appropriate potential on its gate electrode. The topside FET controls the charge carrier flow
between source and drain by locally depleting this channel given an opposite potential on its
gate electrode with respect to the backside gate electrode.
Two generations of planar RFET devices have been successfully processed, while different gate
electrode materials, i.e. nickel, aluminum and reactively sputtered tungsten-titanium-nitride,
have been introduced to the device structure. As n- and p-type symmetry of the very same
device is essential for RFET circuit design, a capable Schottky barrier tuning process based on
silicide induced dopant segregation is experimentally demonstrated.
Extensive electrical characterizations supported by calibrated TCAD simulations are pre-
sented, demonstrating experimental sub-threshold slope of 65 mV/dec and on-to-off current
ratios of over 9 decades. Based on TCAD simulations and supported by experimental results,
the design space of the device concept is explored in order to gather predictive results for fu-
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ture scaled device optimization. Further, the high temperature (HT) performance is evaluated
and compared to the predecessor NW RFET devices as well as to a state-of-the-art industrial
high reliability HT MOSFET clearly illustrating the on par performance of the planar RFET
concept with respect to off-state leakage current.
This thesis is structured as follows. In the first part, the basic theoretical foundation of MOSFET
and Schottky barrier physics and their fabrication technology as well as an overview on elec-
trostatically doped RFET concepts are presented. Thereafter, experimental results and TCAD
simulations of long-channel as well as simulatively scaled RFET devices are discussed. Next,
the experimental high temperature characteristics and simulatively predicted device perfor-
mance for up to 550 K are illustrated. Finally, as part of an outlook, an optimized planar RFET
device with remarkable superior characteristics is simulatively proposed for future RFET re-
search.
3

2 Theoretical Considerations
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In this chapter, an introduction is given to the most important principles, device concepts and
parameters of metal-oxide-semiconductor field-effect transistors (MOSFET). Before introduc-
ing the working principles of MOSFET devices it is insightful to discuss the central building
block of field-effect transistors (FET), the metal-oxide-semiconductor capacitor (MOSCAP).
Thereafter, the fundamentals of charge carrier injection of Schottky barriers (SB) formed by
a metal-to-silicon contact are presented followed by the actual introduction of MOSFET device
concepts and their relevant DC-parameters. Finally, this chapter closes with an overview of
today’s reconfigurable FET (RFET) device concepts.
2.1 The Metal-Oxide-Semiconductor Capacitor (MOSCAP)
Fig. 1 illustrates a cross-section of an idealizeda MOSCAP structure and its corresponding en-
ergy band diagram for the case of a p-type semiconductor in thermal equilibrium. For sim-
plification, the work functions of the semiconductor (φS) and the metal (φM) are defined to
be identical, resulting in a flat conduction (EC) and valence band (EV), known as flat-band
b
condition, for:
VG = 0= φM − (χS+ EG2q +ψB)
where VG is the applied voltage to the top side electrode of the MOSCAP, χS the electron affinity
of the semiconductor, EG the band gap andψB the bulk Fermi potential (ψB = Ei − EFS).
By applying an external voltage VG , a surface potential ψSF builds up at the semiconductor-
oxide interface (Fig. 2). The potential changes the charge carrier distribution near the semi-
conductor surface. This physical effect is the corner stone for the transistor effect in field-
effect based semiconductor devices, i.e. the MOSFET. Depending on the magnitude of ψSF,
three cases of charge carrier redistribution can be distinguished for the idealized MOSCAP [17,
pp.160].
Given a p-typec semiconductor, applying a negative voltage (VG < 0V ) results inψSF < 0V and
an upward bending of the bands close to the surface. Consequently, positive excess majority
charge carriers, i.e. holes, are attracted to the surface (Fig. 2a). This state is called accumulation
and the surface hole concentration pp,SF is given by:
pp,SF = nie
q
 
ψB−ψSF

kBT
a Ideal infinite oxide resistivity, identical metal and semiconductor work function φM=φS and charges only
exist in the semiconductor and the metal electrode with opposite signs.
b In the non-ideal case, a voltage VG = VFB has to be applied to establish the flat-band condition.
c For an n-type semiconductor, replace qψB by −qψB.
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VG
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Y
Semiconductor
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(a) Schematic Cross-section of a MOS capacitor
structure.
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E
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(b) Schematic energy band diagram of an idealized
MOS capacitor based on a p-type
semiconductor in flat-band condition.
Fig. 1: Ideal MOSCAP structure and corresponding energy band diagram.
φM, φS work function of metal and semiconductor; χS electron affinity of the semiconductor;ψB
bulk Fermi potential; EG band gap; EC bottom edge of the conduction band; Ei intrinsic Fermi level;
EFM, EFS Fermi level of the metal and the semiconductor; EV top edge of the valence band; q
elementary charge.
On the other hand, when a sufficiently small positive voltage (VG > 0V ) is applied, ψSF rises
and the energy bands begin to bend downwards. This leads to a repelling of holes from the
surface leaving behind negatively ionized acceptor dopant atoms in the lattice. This is called
depletion condition and is defined by ψB > ψSF > 0V for the idealized case. An increase of the
positive voltage bends the bands further to a point, where the intrinsic Fermi Level Ei crosses
over the Fermi level EFS at the surface, i.e. ψSF =ψB, as shown in Fig. 2b. This condition marks
the onset of weak inversion, where the applied voltage starts to induce negative excess minority
charge carriers, i.e. electrons, as a thin layer at the surface. The weak inversion regime is defined
by 2ψB >ψSF >ψB. The electron surface concentration np,SF is given by:
np,SF = nie
q
 
ψSF−ψB

kBT
The onset of the so called strong inversion condition is defined byψSF = 2ψB where the minority
carrier concentration near the surface equals the bulk majority concentration (Fig. 2c). Further
increases ofψSF result in an additional increase of the np,SF charge concentration, which is used
as the controllable conductive element, i.e. the channel, in MOSFET devices as described later
[18, pp.228].
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(c) Onset of strong inversion
(ψSF = 2ψB), i.e. surface
concentration of minority charge
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carrier concentration.
Fig. 2: Schematic energy band diagrams of the MOSCAP on p-type substrate for different biasing
conditions. Elementary charge q omitted for clarity.
2.2 The Metal-to-Silicon Contact
In this chapter, an overview of the physical mechanisms of the electrical transport as well
as technological aspects for the realization and manipulation of Schottky barrier (SB) con-
tact properties is presented. This technical background is mandatory for an understanding
of the later described SBFET and RFET devices, where a SB at the source is responsible for the
charge carrier injection. Besides the ideal SB contact, extended models and non-ideal devia-
tions are briefly discussed, e.g. Schottky barrier lowering and Fermi level pinning. Focus is
laid on nickel silicide (NixSiy) SB technologies as these are essential to the later presented RFET
devices.
2.2.1 Fundamentals of Schottky Barrier Physics
The metal-to-semiconductor contact, also know as Schottky contact, is a complex physical phe-
nomenon exhibiting either a rectifying or ohmic behavior depending on the physical properties
of the metal and the semiconductor as well as their combination.
Fig. 3 illustrates the effect on the idealized energy bands before and after the theoretical joining
of a moderately doped p-type semiconductor with a metal in thermal equilibrium. Combining
a p-type semiconductor with a work function φS with a metal with a work function φM < φS
results in the alignment of the Fermi level and consequently the formation of an abrupt discon-
tinuity or barrier at the interface for both electrons and holes, known as the Schottky barrier.
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For the formation of a SB contact on an n-type semiconductor, the relations are inverted [17,
pp.229], [19, pp.134].
The barrier height for holes φBp and electrons φBn in the case of an ideal SB contact is linearly
linked to the electron affinity of the semiconductor χS and the metal work function φM by:
qφBp = EG − qφBn with φBn = φM −χS and EG = q
 
φBp +φBn

X
Metal p-Semiconductor
E
Gap
EVAC
EC
Ei
EFS
EV
EG
qɸSqχsqɸM
EFM
(a) Separated band diagrams of metal and p-type
semiconductor
qV
EVAC
EC
EFS
EV
qɸSqχsqɸM
EFM
qψbi
qɸBn
qɸBp
(b) Band diagram after joining and forming a SB
contact and corresponding Schottky diode
symbol.
Fig. 3: Schematic band diagram of an ideal SB contact in thermal equilibrium a) before and b) after
theoretically joining a metal with a p-type semiconductor for φM < φS.
φM, φS work function of metal and semiconductor; χS electron affinity of the semiconductor; EG
band gap; EVac vacuum energy level; EC bottom edge of the conduction band; Ei intrinsic Fermi
level; EFM, EFS Fermi level of the metal and the semiconductor; EV top edge of the valence band;
φBp, φBn potential barrier for holes and electrons;ψbi build in potential; q elementary charge.
By applying a sufficiently negative potential (V = +VF ) to the metallic side of the contact the
build in potential ψbi is reduced and majority charge carriers, i.e. holes, are able to drift and
diffuse out of the semiconductor into the metal.a This biasing condition is referred to as the
forward biasing of the SB by +VF . In the opposite case, applying a positive potential to the
a As holes are quasi-particles, electrons are actually injected from the metal into the valence band of the p-type
semiconductor annihilating holes.
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metal (V = −VR) increasesψbi and inhibits the hole transport. This biasing condition is referred
to as reverse biasing of the SB by −VR. The unbiased build in potentialψbi can be derived from:
ψbi = φBn − EC − EFSq = φM −φS
The region of band bending, where the charge concentration is modified in relation to the bulk
concentration, is called the depletion or the space-charge region. The width of the space-charge
region WSCR for a constant doping concentration is given by [19, pp.136] (Fig. 4):
WSCR =
√√√2κSε0
qNA/D
 
ψbi − V − kBTq

where κS is the permittivity of the semiconductor, NA/D the constant acceptor or donor doping
concentration, V the applied potential (+VF or −VR) and kBT

q the thermal voltage.
Charge carriers can pass the SB from and into the metal by five distinct transport mechanisms
[19, pp.153].
(a) direct quantum-mechanical tunneling or field emission through the barrier (FE)
(b) thermionic field emission through the barrier at an elevated energy level (TFE)
(c) thermionic emission over the top of the barrier (TE)
(d) recombination inside the depletion zone
(e) diffusion of minority carriers
For SB at room temperature on moderately doped semiconductors (NA/D < 10
17cm−3), the
dominant transport process into or from the metal is either FE, TFE or TE (Fig. 4). The charge
carrier transport based on FE requires a sufficiently thin SB in the order of a few nanometers
of tunneling distance at or below the Fermi level. In case of thermionic field emission, charge
carriers acquire thermal energy prior a tunneling process. The thermal stimulation raises the
charge carrier to an energy level above the Fermi energy where a sufficiently thin barrier is lo-
cated. The mechanism of thermionic emission is based solely on thermal stimulation of charge
carriers over the top of the barrier.
For forward biasing and a resulting reduction of ψbi, thermionic emission is dominating the
total charge carrier transport (Fig. 4a). At room temperature and under reverse biasing condi-
tions, i.e. increased ψbi, thermionic field emission is mainly contributing to the charge carrier
transport, while under strong reverse biasing condition leading to increased band bending and
barrier thinning field emission starts to become dominant (Fig. 4b).
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Fig. 4: Schematic band diagram of a SB contact for forward and reverse biasing condition.
a) FE, b) TFE and c) TE.
For increased dopant concentrations up to degenerated levels at the SB and decreasing tem-
peratures, the relative contribution of FE to the total current increases as high doping levels
reduce the space charge region width (WSCR) and TE and TFE exhibit a more pronounced tem-
perature dependence than FE [19, p.166]. Also, degenerated levels of doping concentration
result in biasing-independent contact properties and are commonly used to fabricated Ohmic
interconnects in semiconductors.
An estimation of the dominant transport mechanism depending on doping concentration and
temperature can be derived by comparing the following transport energy factor Z with the
thermal energy kBT [19, pp.165]:
Z =
qħh
2
·
√√√ NA/D
m∗m0 ·κSε0
For the case of kBT  Z field emission is the driving transport mechanism. Vice versa, for
kBT  Z TE is dominant. For kBT ≈ Z the combined transport via TFE is the main current
transport process.
The current density contribution of TE (JTE) over a SB is given by the general expression [20–
22]:
JTE = A∗∗T 2 exp

− qφB − q∆φ
kBT

exp

qVA
kBT

− 1

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where A∗∗ is the effective Richardson constant, T the temperature, ∆φ the barrier lowering
contribution (as described below) and VA the voltage applied to the SB.
A generally accepted approximation of the tunneling probabilities Tn,p for electrons and holes
is based on the Wentzel-Kramers-Brillouin (WKB) approximation of a triangular energy barrier
using the respective effective carrier mass m∗ as a fitting parameter [23, pp.741],[20–22]:
Tn,p∝ exp

4 ·p2m∗m0 ·φB3/2
3qħhEx

where Ex is the electrical field across the SB.
Based on Tn,p the FE current density contribution JFE through the SB can be obtained by the
transport model of Schenk and Heiser [21, 22, 24]:
JFE =
qm∗kBT
2pi2ħh3
∫ qφBn
qφBp
dE · Tn,p × ln

1+ exp(E − EFS)/kBT
1+ exp(E − EFM)/kBT

In the presence of an perpendicular electric field (Ex ) at the SB interface, i.e. Ex either ap-
plied externally or caused by the build in potential ψbi, the SB height is lowered, known as
the Schottky effect or Schottky barrier lowering (SBL) (Fig. 5) [19, pp.146], [18, pp.143],[21, 25].
This lowering is induced by the image-force effect, that arises when an electron approaches a
perfect conductor (metal) and induces a positive charge of the same magnitude in the conduc-
tor resulting in an attractive force between both charges. The positive charge in the metal is
referred to as the image charge. The magnitude of barrier lowering ∆φ is given by [19, p.148]:
∆φ =
√√√ q|Ex |
4piκSε0
Fig. 5 illustrates the SBL effect for a p-type semiconductor in equilibrium and under forward
as well as reverse biasing conditions. The lowest barrier height is obtained for reverse biasing,
as the electric field increases for this condition, while for forward biasing the barrier is slightly
higher than in the case of thermal equilibrium. In essence, the barrier height becomes bias
dependent.
Contrary to the formation of Ohmic SB contacts on degenerately doped semiconductors, a
well controlled and reproducible rectifying SB contact is far from being trivial to accomplish.
Merely placing metal layers on top of semiconductor surfaces constantly does not result in
the formation of an ideal SB contact in the sense of the Schottky-Mott relation [26, 27]. This
12 2 Theoretical Considerations
EV (V = 0V)
EFM
qɸBp0
qΔɸR
EV (V > 0V)
EV (V < 0V)
qΔɸ
qɸBp
qΔɸF
Fig. 5: Band diagram with SBL for a p-type semiconductor under forward, equilibrium and reverse biasing.
φBp0 intrinsic barrier height for holes; φBp barrier height for holes in thermal equilibrium (V = 0);
∆φR, ∆φF barrier lowerings under reverse and forward bias, respectively. Derived from [19,
p.149].
is mainly attributed to metal-induced interface states, crystal lattice irregularities or interdif-
fusion and defects as well as surface contamination [19, pp.139],[27]. The non-ideal interface
states alter the effective SB height and fix the Fermi potential on the surface limiting the effect
of the metal work function. This effect is described in the literature as Fermi level pinning
[28], [19, pp.144], [18, pp.146]. Besides Fermi level pinning, surface dipoles and differences
in electronegativity additionally alter the height of the SB. Surface dipoles can be induced by
crystal defects and dopants or other impurity atoms at the interface [28] but also have been
predicted and modeled for atomically clean and abrupt interfaces [29–33]. A recent in depth
overview of these complicated phenomena is given by R. Tung in [27].
One possibility to mitigate the described surface related issues of SB formation on silicon, is the
implementation of technologies based on chemical reactions between metal and the underlying
silicon, i.e. silicidation processes. Silicidation results in buried and therefore less contaminated
SB interfaces and has been extensively studied in the context of barrier-height engineering. A
brief overview of technological aspects of silicidation technologies is presented in the following
section.
2.2.2 Technological Aspects of Silicide Schottky Barrier Engineering
Silicide technologies have been studied for over 50 years and have been introduced in the
semiconductor industry in the 1980s as a substitute or support for the heavily doped polysil-
icon used as contact metalization and local wiring [34]. This development is based on the
advantageous properties of many silicides as they fulfill the basic requirements of low spe-
cific and contact resistivity, high thermal stability and good processibility as well as process
compatibility with standard Si-based CMOS technologies [35]. Today, silicides are commonly
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used as Schottky and Ohmic contacts as well as interconnects and the self-aligned silicidation
process, known as salicide process, is a corner stone technology for high-performance CMOS
applications.
The conducted research on altering the silicide properties covers, amongst others, the use of
different metallic elements and composites for the silicidation process, pre-/post-silicidation
ion implantation and diffusion doping, silicidation temperature profiles and dopant segrega-
tion mechanisms. Here, focus is layed on dopant segregation mechanisms for the effective
Schottky barrier height (eSBH) tuning.
Various processes have been demonstrated to alter the effective Schottky barrier height (eSBH)
holes and electrons respectively, and to increase the thermal stability of silicides. Most of this
research is focused on nickel silicide (NiSi), which replaced TiSi2 and CoSi2 in the semicon-
ductor industry in the past decade. It is noteworthy, that the silicidation mechanisms and
properties differ with respect to the geometric confinement during silicidation as it is the case
for 2D or nanowire contacts in comparison to bulk and conventional thin film substrates [36].
Especially, deeply scaled nanowire and FinFET structures are prone to low yield due to overly
tight process windows and thermal budget limitations as described in [36–38].
In order to fabricate Schottky barrier MOSFET (SBFET) devices with on par performance com-
pared to conventionally doped MOSFET, it is necessary to reduce the parasitic SB junction
resistance by decreasing the effective barrier height well below 100 meV what is more com-
plicated to achieve for n-type barriers than for p-type [31, 32, 39]. Different groups have
demonstrated low SB heights using NiSi and different ion implantation schemes [40–42]. A
sulfur ion implant followed by a drive-in anneal for the segregation of sulfur at the NiSi/Si
interface has successfully resulted in eSBH of <10 meV for gate-first high-κ/metal-gate NMOS
[40, 43]. Similarly, PMOS with 12 meV based on aluminum segregation have been reported in
[44]. Ultimately, Chen et al. present an Ohmic-like, virtually barrier free 0 eV eSBH for elec-
trons with very low sheet resistance even on lightly doped Si using a Yb-ion implant prior to
silicidation [42].
During silicidation of near-noble transition metals into doped silicon, dopants are redistributed
along the silicide/silicon interface eventually forming a thin highly doped layer in the silicon.
The first demonstration of dopant segregation was published by R. Thornten in 1981 using a
thin p-doped interfacial layer to increase the PtSi Schottky barrier on n-type Silicon [45]. This
mechanism is referred to as silicidation-induced dopant segregation (SIDS). This segregation
occurs if three conditions are given:
• The solid solubility of dopants in the silicide must be low compared to Silicon [46].
• Point defects have to be present at the silicide/silicon interface [47].
• The intrinsic diffusion rate of the dopants in silicon has to be low at the silicdation temper-
ature [46].
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During SIDS, the dopants are expected to be snow-plowed by the growing silicide layer and
being piled-up at the silicide/silicon interface as the silicide formation is consuming the sili-
con [46]. The snow-plowed dopants form a thin highly doped layer. A large fraction of these
dopants is located at substitutional sites in the silicon lattice and is therefore electrically ac-
tive [47]. As a consequence, these dopants cause a localized energy band bending close to the
silicide interface leading to an increased tunneling probability of carriers through the effec-
tively lowered Schottky barrier [31],[19, pp.150] (see Fig. 6). Further, investigations based on
atomistic first principles calculations and experiments suggest that certain dopants, i.e. boron,
located at substitutional sites in the silicon lattice at the silicide/silicon interface induce local
interfacial dipoles. These dopant induced dipoles additionally reduce the SB height for major-
ity carriers of the pile up layer and compensate Fermi level pinning interface states [31–33] .
More detailed descriptions of the segregation mechanism are presented in [46] and [47] .
EC
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qɸBn
qɸBp
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(a) Midgap silicide with symmetric eSBH for holes
and electrons
FE
TFE
TE
EC
EFS
EV
EFM
Ei
(b) Band bending induced by segregated p-type
dopants and SBL
Fig. 6: Schematic energy band diagrams of midgap silicide on p-type substrate with and without
segregation.
Dopant segregated dopant profiles have been demonstrated to be extremely steep. Zhao et
al. experimentally achieved gradients by ion implantation into NiSi2 silicide followed by a
SIDS process reaching 1.4 and 3.5 nm per decade for arsenide and boron concentration profiles,
respectively [48]. Fig. 7 summarizes the literature on eSBH of fabricated silicided Schottky
barrier contacts. Interestingly, the eSBH of NiSi can be tuned below 0.1 eV for holes as well as
electrons [31, 32, 39, 49]. Urban et al. demonstrated NiSi SB contacts with eSBH well below
0.1 eV using boron or arsenic ion implantation followed by dopant segregation [39]. Lately,
Sun et al. extended this method by combining a dual implantation of boron and aluminum
with microwave annealing resulting in eSBH of 0.07 eV for holes [49]. Also, lower contact
resistivity and higher thermal stability have been achieved by adding platinum or palladium to
the NiSi phases [35, 50, 51]. Further, thermal stability of NiSi has been improved by implanting
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fluorine, chlorine or nitrogen into NiSi [41, 52–54]. In the next section, a brief introduction to
the technology and formation process of NixSiy is presented.
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Fig. 7: Comparison of published effective SB heights.
Zhu et al. [55], Suzuki et al. [43], Chen et al. [42], Urban et al. [39, 56], Zhao et al. [40], Sun et al.
[49], Luo et al. [57], Sinha et al. [44], Dubois & Larrieu [58], Larrieu et al. [59].
2.2.3 Nickel Silicide Technology
Compared to other silicides, e.g. TiSi2 and CoSi2, the transition metal silicide NixSiy offers
many advantages especially for scaled nodes as low silicon consumption, low silicidation tem-
perature, less mechanical stress and lower contact and sheet resistance [34, 36]. Further, rare
earth silicides, e.g. ErSi2 and YbSi2, are known to be challenging to process while PtSi is rela-
tively expensive [39, 50].
NixSiy features three ordered phases of interest, i.e. Ni2Si, NiSi and NiSi2 [35, 60]. The dom-
inant phase is depending on the silicidation temperature as listed in Table 1. The most inter-
esting phase for MOSFET fabrication is NiSi as it exhibits the lowest resistivity of 10-15 µΩcm
[35].
In order to form a well controlled NiSi phase, a two step rapid thermal annealing RTA process
is generally applied [34]. The RTA process provides a better annealing temperature and time
control and reduces the risk of contamination compared to furnace annealing processes [35,
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Phase Formation Temp. (°C) Resistivity (µΩcm) Barrier height φBn (eV)
Ni2Si 200-325 25
NiSi 350-600 10-20 0.64-0.67
NiSi2 750-800 34 0.66
Tab. 1: NixSiy phases on bulk silicon [34, 35, 60–62].
p.31]. At first, a soak annealing process step of 200< T1 < 325 °C is applied to form the highly
resistive metal-rich Ni2Si phase. Afterwards, the excessive nickel is etched selectively, if it has
not been fully consumed, and a second annealing process with 350< T2 < 600 °C is applied to
form the low resistance NiSi phase [61, 63].
2.3 Metal-Oxide-Semiconductor FET Concepts
In this chapter, the fundamentals of long-channel metal-oxide-semiconductor field-effect tran-
sistors (MOSFET) are presented. Next, Schottky barrier FET (SBFET) devices are described as
these represent the technical foundation for the afterwards following overview on electrostati-
cally doped reconfigurable FET (RFET) concepts.
The classic MOSFET is a three terminal structurea based on a central MOS capacitor bordered
by highly conductive contacts on opposite sides. Fig. 8a depicts an n-type MOSFET or NMOS
integrated into a p-type semiconductor substrate. The conductive contacts are formed by heav-
ily counterdoped n+ regions, i.e. source and drain. Hence, source and drain (S/D) form back-
to-back p-n junctions with the bulk semiconductor. Insulated by a thin oxide layer, the gate
electrode is located between S/D overlapping both contact regions by LOV. A charge carrier
rich layer, i.e. the inversion layer or channel, below the oxide layer can be induced between
S/D by the application of an appropriate gate potential VG (see 2.1). This channel allows car-
riers injected at the source to flow to the drain, if a potential difference VDS is applied between
S/D. Note, that the gate overlap is mandatory for efficient charge carrier injection in conven-
tional MOSFET devices. For NMOS (PMOS) devices, the source region injects electrons (holes)
into the channel and is biased on the lowest (highest) potential accordingly [18, p.169]. By def-
inition, all applied potentials are referenced to the source terminal voltage VS, i.e. gate-source
voltage VGS and drain-source voltage VDS. The bulk contact, a forth terminal not illustrated
here, is commonly connected to the highest (for PMOS) or lowest (for NMOS) supply potential
in CMOS circuits to avoid an undesired forward biasing of the S/D p-n junctions.
a Actually, a four terminal structure, if the bulk contact is included.
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Fig. 8: Schematic MOSFET structure and corresponding idealized energy band diagram.
LG gate length; LOV gate overlap; VG gate potential; VS source potential; VD drain potential; VGS
gate-source potential; VDS drain-source potential; EFS,S, EFS,D Fermi energy level at source and
drain; EC bottom edge of the conduction band; EV top edge of the valence band; q elementary
charge.
By applying a positive drain-source potential (VDS > 0 V ), the Fermi energy of the drain region
EFS,D is shifted downwards with respect to the Fermi energy of the source region EFS,S (Fig. 9a):
qVDS = EFS,S− EFS,D
As the gate is not biased (VGS = 0 V), the electrons from the source are facing a potential bar-
rier φG in the channel region inhibiting a charge carrier flow between S/D also referred to as
transistor off-state.
On the other hand, biasing only the gate positively (VGS> 0 V, VDS = 0 V) results in a downward
bending of the energy bands in the channel region and a reduction of φG and an increase of the
surface potential ψSF (Fig. 9b). As described previously in chapter 2.1, the charge carriers are
redistributed at the oxide-semiconductor interface depending on ψSF, i.e. for increasing ψSF
from accumulation over flat-band to depletion, weak and finally strong inversion condition
(Fig. 1b, Fig. 2). Therefore, only in weak and strong inversion condition a conductive channel
is formed between source and drain.
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Combining a sufficiently positive biasing of gate and drain (VGS> 0 V, VDS> 0 V) results in a
current flow of excess electrons from the source through the established channel to the drain
also referred to as transistor on-state (Fig. 9c). The gate-source voltage VGS at which ψSF is suf-
ficiently increased to enable the onset of a significant source-drain current is called threshold-
voltage (Vth).
qVDS
X(B')
E
EC
EV
qɸG
(a) Effect of VDS for MOSFET in
off-state VGS = 0 V
qVGS
(b) Effect of VGS for MOSFET in
off-state VGS > 0 V , VDS = 0 V
qVDS
qVGS
(c) Combined effects of VGS and VDS
for MOSFET for transition from
off to on-state VGS > 0 V ,
VDS > 0 V
Fig. 9: Schematic energy band diagrams of the idealized n-type MOSFET under different biasing
conditions.
2.3.1 SOI MOSFET
In order to increase the electrostatic control of deeply scaled MOSFET, advanced device struc-
tures of increased complexity have been researched and introduced in the semiconductor in-
dustry over the last decades. One of these advances is the silicon-on-insulator (SOI) MOSFET
as depicted in Fig. 10a [64, 65]. The main benefits of appropriately designed SOI MOSFET in-
clude reduced junction leakage, minimized short-channel effects and negligible S/D junction
capacitance as well as increased soft-error immunity besides an absence of parasitic latch-up
effects in CMOS circuit structures [64]. Compared to the bulk MOSFET (Fig. 8a), an additional
buried oxide insulation layer is placed between the handle substrate and the active surface re-
gion of the device. Consequently, this structure can feature two gate electrodes, i.e. the front
gate and the back gate.
Depending on the thickness (tB) and dopant concentration (NA/D) of the top silicon layer, also
known as the body layer, partly depleted (PD) and fully depleted (FD) SOI MOSFET are distin-
guished (Fig. 11) [64, p.156]. As the naming suggests, the FDSOI features a completely depleted
body layer whereas PDSOI exhibits a neutral region between the depletion regions at the front
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Fig. 10: Ideal FD SOI MOSFET structure and corresponding schematic electrostatic potential.
VFG, VBG front and back gate potential;ψSF,FG,ψSF,BG surface potential of silicon body induced by
front and back gate, respectively; tB body layer thickness.
and back silicon-to-oxide interface at the onset of weak inversion (Fig. 11). Hence, PDSOI
MOSFET behave similarly to bulk MOSFET.
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Fig. 11: Schematic Energy band diagrams of the bulk and SOI MOSCAP on p-type substrate under weak
inversion condition modified after Colinge [64, p.156]. Gate metalization omitted for clarity.
20 2 Theoretical Considerations
For a sufficiently thin and low-doped top silicon layer an electrostatic coupling of the front and
back gate induced surface potentials ψSF,FG and ψSF,BG can be observed (Fig. 8b). In this case,
the potential curve φ(y) inside the body layer can be approximated by [64, pp.170],[65, pp.15]:
φ(y) =
qNA/D
2κS
y2 +

ψSF,BG −ψSF,FG
tB
− qNA/D tB
2κS

y +ψSF,FG
For this reason, the threshold voltages Vth of both gates are electrostatically coupled as well.
This enables up to 9 operation modes for FD devices as depicted in Fig. 12. In this thesis, the
later discussed electrostatically doped reconfigurable MOSFET FDSOI devices are based on the
operation modes of back gate inversion and accumulation combined with front gate modes of
inversion, depletion and accumulation. Note, that for a silicon body thickness below ~10 nm
and a channel length below ~100 nm, the coexistence of electron and hole charge carriers for
simultaneous inversion and accumulation at the respective interfaces is prohibited by the so
called supercoupling effect due to an insufficient potential drop over the body layer [66].
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Fig. 12: FD SOI NMOS operation modes as a function of front gate (VFG) and back gate (VBG) biasing for
moderately bias VDS after Colinge [64, pp.157]. Grey marked operation modes are used
throughout this thesis for electrostatically doped reconfigurable MOSFET devices (red PMOS
operation, blue NMOS operation, see following chapter 2.4). **Operation mode affected by
supercoupling effect for ultra thin body devices.
2.3.2 Schottky Barrier MOSFET
Schottky barrier FET (SBFET) have been extensively studied in the recent decades motivated
by the industrial need for continuous down-scaling of CMOS technology [25, 43, 51, 67]. Es-
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pecially in the beginning, the SBFET proved rather difficult to fabricate reproducibly as the
Schottky barrier height is quite sensitive to process variations and technological limits of
semiconductor processing equipment first had to be overcome [35]. Also, any present po-
tential barrier between the metal and the silicon channel reduces the on-current and results
in a poor sub-threshold behavior and therefore increased S/D off-state leakage compared to
conventional MOSFET (see sections 2.3.3 and 2.2). Hence, for high-performance SBFET, an
effective Schottky barrier height (eSBH)  0.1 eV has to be realized as summarized in 2.2.2
(Fig. 7). Nevertheless, the possible advantages of a reduced parasitic gate-overlap capacitance
as well as S/D resistance, a low thermal budget and a reduction in channel doping enabling
increased channel carrier mobilities as well as atomically abrupt SB junctions for further device
scaling continuously fueled the research interest [25, 43, 51, 67].
In comparison to a conventional MOSFET structure (Fig. 8a), the SBFET illustrated in Fig. 13a
features metal S/D with atomically abrupt SB junctions instead of conventionally graded p-n
junctions.
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metal-oxide-semiconductor metallic S/D SB
field-effect transistor (SBFET) structure.
X(B')
metallic
Source
Channel
in p-Substrate
metallic
Drain
E
qɸBn
qɸBp
EC
EFM,D
EV
qVG
EFM,S
EFS
(b) Schematic energy band diagram of an idealized
ambipolar SBFET based on a virtually undoped
semiconductor with mid-gap SB metal S/D in
thermal equilibrium.
Fig. 13: Schematic SBFET structure and corresponding idealized energy band diagram.
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source and drain; EC bottom edge of the conduction band; EV top edge of the valence band; q
elementary charge.
The basic operating principle of a long-channel SB-MOSFET is illustrated by schematic energy
band diagrams in Fig. 14. For the sake of simplicity, the diagrams depict ideal mid-gap SB S/D
contacts as it is the case for strong Fermi level pinning or for materials such as NiSi in contact
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with an undoped semiconductor [25, 68]. As stated before, high-performance SBFET feature
very low specific eSBH (see section 2.2.2) but the general operation principle does apply as
well.
Fig. 13b depicts the schematic energy band diagram of the simplistic SBFET in thermal equilib-
rium. Depending on VGS, the SBFET can behave either as an n- or a p-channel MOSFET. Apply-
ing only VDS does not result in a significant current flow between source and drain (IDS) as both
charge carriers face the mid-gap potential barrier at the source and drain (S/D) (Fig. 14a,b).
For the p-channel operation mode (Fig. 14c,d), VGS has to be sufficiently negative to bend the
valence band upwards to reduce the SB widths at either source (c) or drain (d) in order to make
the barrier transparent for holes. Note, that the uncommon PMOS biasing of (d) VDS > 0 V
the current IDS and threshold voltage Vth depend on the gate-drain voltage instead of the gate-
source voltage impeding a channel saturation (see following section 2.3.3).
In case of the n-channel operation (Fig. 14e,f) a positive VGS has to be applied following the
same argumentation as for the p-channel. Here, the uncommon NMOS biasing of VDS < 0 V
impedes the channel saturation.
As electrons or holes can form a conducting channel, the mid-gap SBFET is a so called ambipolar
device enabling transistor level reconfigurability, i.e. selectable or programmable dominant
charge carrier type, as discussed in the later following section 2.4.
Non mid-gap SBFET with small eSBH for electrons or holes suppress the carrier injection at
the drain to some degree and NMOS as well as PMOS SBFET with comparable performance to
conventional MOSFET have been demonstrated by various research groups [25, 42, 43, 51, 56].
2.3.3 Key DC-Parameters of MOSFET
The primary functions of MOSFET devices in integrated circuits are switching and the ampli-
fication of voltage signals. In this section, the most important DC characteristics and figures of
merit (FOM) of long-channel MOSFET are summarized to facilitate the comparison of different
MOSFET designs with regards to their non-ideal switching and amplification behavior.
Drain-Source (Drive) Current IDS
For conventional long-channela MOSFET the drain-source current IDS can be conveniently de-
scribed by a physically motivated charge-sheet modelb [19, pp.303],[69]:
a Effective channel length LG space charge region widths WSCR at S/D.
b Under the assumption of (1) a one-dimensional potential distribution, i.e. transverse electric field EY (perpen-
dicular to channel) longitudinal electrical field EX , also known as gradual-channel approximation, and (2)
the inversion layer has no extension in Y-direction [69].
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Fig. 14: Schematic energy band diagrams of the idealized ambipolar SBFET under different biasing
conditions.
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WG and LG are the MOSFET channel width and length, K the technology factor consisting of
the effective charge carrier mobility µeff and the gate oxide capacitance COx, VFB the flat-band
voltage, ψB bulk Fermi level potential, κS the permittivity of the semiconductor and NA/D the
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acceptor/donator dopant concentration. Note, that µeff generally is anti proportional to doping
concentrations as well as temperature resulting in a reduction of IDS,on current.
The charge-sheet model illustrates three regions of MOSFET on-state operation for given VGS,
i.e. the linear, non-linear and saturation region as depicted in the schematic output character-
istic in Fig. 15b.
For very small VDS, i.e. VDS  (VGS − Vth) also known as the linear region, the initial equation
reduces to [17, p.184]:
IDS =
WG
LG
K

VGS− Vth

VDS with Vth = VFB + 2ψB +
Æ
2κSε0qNA/D(2ψB)
COx
while for small VDS, i.e. VDS < (VGS− Vth), the equation reduces to:
IDS =
WG
LG
K

VGS− Vth − VDS2

VDS
Therefore, for small VDS the MOSFET resembles a resistor with a resistivity R∼ 1/
 
K(VGS− Vth)

,
which is controllable by VGS. Notable, the threshold voltage Vth depends on the flat-band volt-
age VFB and is therefore proportional to the gate work function φM (see 2.1). This dependency
is exploited in MOSFET device design to realize specifically desired Vth values.
A noteworthy distinguishing phenomenon of SBFET is a supra-linear S-shaped output char-
acteristic (green curve in Fig. 15b). This distortion of linearity for very small VDS results from
the potential drop across the SB at the drain, which prevents an efficient carrier extraction until
the drain forward voltage is sufficiently high. In case of a barrier height smaller than ~3kBT
(~78 mV at 300 K) this effect vanishes and the SBFET behaves like a conventional MOSFET [70].
For high VDS, i.e. VDS (VGS−Vth) also known as the saturation region, the equation reduces to
[17, p.186]:
IDS =
WG
2LG
K
 
VGS− Vth
2
In the saturation region, IDS ideally becomes independent of VDS and is solely controlled by VGS.
For conventional integrated CMOS circuits, the highest and lowest possible biasing potentials
for MOSFET are fixed by the positive (VDD) and negative (VSS - commonly ground) supply
voltage rails. Therefore, relevant CMOS MOSFET parameters are derived for these biasing
conditions (Fig. 15a). One of these CMOS parameters is the drive current which is defined as
IDS(VGS = VDS) and describes the maximum IDS on-current a transistor can provide in CMOS
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circuits. Similarly, the minimum achievable off- or leakage current IDS,CMOS−Off is defined as
IDS(VGS = 0). A low leakage current and a high on/offCMOS current ratio are desirable to re-
duce static power consumption and to increase noise immunity for improved signal integrity
of CMOS circuits. The off-current is directly correlated with the sub-threshold swing S and
threshold voltage Vth which are presented in the following.
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Fig. 15: Schematic input and output characteristics of a conventional MOSFET and exemplary output
characteristic of a SBFET (green curve).
Threshold Voltage Vth and Sub-Threshold Swing S
The threshold voltage Vth is possibly one of the most central MOSFET parameters in gen-
eral. The threshold voltage marks the transition between weak and strong inversion in the
channel. For VGS > Vth the IDS current significantly increases due to the onset of strong in-
version in the channel region while for VGS < Vth the current decreases exponentially marking
the sub-threshold voltage (sub-Vth) region under weak inversion condition with (Fig. 15a) [17,
p.187],[19, pp.314]:
IDS ∼ eq
 
VGS−Vth

nkBT with n =
 
1+ CDep

COx

where CDep is the depletion layer and COx the gate oxide capacitance.
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The slope of IDS in the sub-Vth region is known as the sub-threshold slope. The inverse of this
slope is the sub-threshold swing S which is derived from the input characteristic by
S =

d(log(IDS))
dVGS
−1
S is measured in required millivolts of VGS to increase IDS by one decade and quantifies the
required VGS span to reach the onset of the on-state or Vth from the off-state. Therefore, a steep
slope is desirable to reduce the required gate voltage and related gate charge for this transi-
tion. For conventional MOSFET the swing is physically limited to approximately 63 mV/dec
at room temperature and 65− 120mV/dec are commonly accepted values [71, pp.10]. Hence,
Vth needs to be adjusted to reduce IDS,CMOS−Off in the sub-Vth region while still allowing for a
high IDS,Drive in order to realize an optimum in on/offCMOS ratio as well as static and dynamic
power dissipation for the given CMOS application, e.g. low power or high performance CMOS
circuits.
Depending on Vth being positive or negative, two MOSFET operation modes are distinguished.
A positive Vth describes an enhancement mode MOSFET for which the conducting channel is not
present at VGS = 0 V resulting in transistor off-state. In the case of a negative Vth, the conducting
channel is already established at VGS = 0 V causing transistor on-state. As the channel needs
to be depleted in order to reach the off-state this type of MOSFET is named depletion mode
MOSFET.
As Vth is of major importance for MOSFET applications, numerous extraction methods have
been developed over time [72, 73]. For instance, the constant current method is widely used in
industrial MOSFET fabrication process control to facilitate Vth extraction and comparison of Vth
shifts due to process variations and biasing conditions. Therefore, it is also the preferred ap-
proach in this thesis. This method has been extended to reduce the arbitrariness of the reference
current level. For instance, it has been proposed to define the reference current to WG/LGx10
−7
or to define it by the second-derivative method where d2IDS/dVGS
2 exhibits a maximum [73].
Another common traditional method is the linear extrapolation in the linear region, often re-
ferred to as extrapolated Vth. Here, Vth is derived by finding the VGS axis interception point
VGS(IDS = 0 A), of the linear extrapolation of the input characteristic at its highest slope, i.e. the
point of maximum transconductance, and adding VDS/2 (Fig. 15a). But, this method is sensitive
to parasitic series resistances and mobility degradation effects. To overcome this sensitivity, the
popular second-derivative method, also known as transconductance change method, has been
developed. This method determines Vth as the VGS value where the derivative of the transcon-
ductance or the second derivative of the input characteristic exhibits a maximum. Because of
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the second derivative taking on the MOSFET input characteristic, this method is quite sensitive
to measurement noise and might require numerical smoothing algorithms.
2.4 Electrostatically Doped Reconfigurable MOSFET Concepts
In the last decade several research groups began to develop electrostatically doped polarity con-
trollable FET concepts better known as reconfigurable field effect transistors (RFET), that are
capable of switching between n- to p-type behavior. This transistor level reconfigurability is
able to circumvent some of the fundamental limitations of conventional CMOS technologies
while making a reduction of costs per basic implemented logic function feasible [3, 14, 74].
Besides silicon based technologies, reconfigurability has also been demonstrated for new semi-
conductor materials such as carbon nanotubes [75, 76], mono-layer transition metal dichalco-
genides, e.g. WSe2 and MoTe2 [77–80], and graphene [7]. All these demonstrated concepts
share the basic principle of implementing local potential barriers for both types of charge carri-
ers, i.e. electrons and holes, in a low or non-doped semiconductor via external electrical fields,
also known as electrostatic doping (ED) [14].
In general, ED refers to the approach of implementing an electrostatic interaction between
a semiconductor and a biased or unbiased material with a different work function in order
to induce and control the carrier density at the interface [3]. Lately, the research interest in
general ED increased as conventional impurity doping for the incorporation of high doping
gradients at the single digit nanometer scale is challenging [8, 81]. Especially random dopant
fluctuations leading to device variability are considered as a key concern for high yielding man-
ufacturability of nanoscale devices, e.g. nanowires and FinFET, in ULSI circuits [82–87]. Also,
the requirements of nanoscale devices for high carrier densities paired with high carrier mobil-
ities point towards impurity free doping solutions. On the contrary, ED offers extremely sharp
junctions with a well controllable and adjustable carrier concentration profile as well as a re-
duced defect density. But, more extensive experimental investigation is needed to confirm and
evaluate the competitiveness to mainstream Si-CMOS although calibrated simulations suggest
performance benefits especially for SBFET devices [3, 4]. A recent overview on ED structures
and concepts is given by Gupta et al. in [3] and a comparison of ED and other alternatives to
conventional doping is given by Riederer et al. in [8].
In this work, the focus is laid on silicon based RFET utilizing bias-induced ED via multi-gate
structures based on mid-gap Schottky barrier (SB) contacts instead of conventional impurity
doped p-n junctions at the source and drain interfaces. The reported Si-RFET device structures
mainly differ in the fabrication approach, i.e. bottom-up or top-down process technology, and
in the number, positioning and combination of gate electrodes. In all approaches, the gates
are electrostatically coupled to a non- or lowly doped silicon channel and to the SB interfaces
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of source and drain. This results in the individual control over the injected charge carrier
type for unipolar behavior, and over the carrier conduction [14, 74]. The gate for controlling
the dominant carrier or the absence of the undesired carrier type is referred to as program or
polarity gate (PG) where as the gate for controlling the carrier conduction is commonly named
control gate (CG). Note, that the majority of publications in this field is focused on extending
end-of-roadmap silicon nanowire and gate-all-around FET structures while the work presented
here considers the less ambitious possibility of leveraging the economically successful and
matured planar FDSOI technology [1, 15, 88].
At least two electrically independently controllable gate electrodes are required for transistor
level reconfigurability and two general distinguishable approaches for the realization of an
RFET based on their carrier flow control mechanism have been demonstrated. For a conceptual
comparison of the approaches their schematic band diagrams are depicted in Fig. 17d-k. The
actual injection mechanisms of charge carriers through and over the mid-gap SB is described
in more detail in section 2.2.1.
The first nanowire (NW) RFET realization has been reported by Koo et al. (2005) followed by
Colli et al. (2009) and Wessely et al. (2010) (Fig. 17a) [9–11]. Using a SOI technology, the PG
or back gate (BG) is located below the whole channel region while the CG or front gate (FG)
is positioned on the top side in the center of the device (Fig. 17a). In this configuration the
PG defines the dominant charge carrier type in the device by simultaneously influencing the
SB at source and drain while the centered CG determines the current flow (Fig. 17d,f,h,j). By
applying a negative (positive) potential to the PG, holes (electrons) are accumulated inside the
device. Biasing the CG with an opposite potential induces a potential barrier in the channel and
modulates the current flow (Fig. 17f,j). Effectively, charge carriers with lower energies than the
potential barrier height are blocked by the CG similar to conventional MOSFET operation.
A related approach using three gate electrodes on stacked silicon NW has been demonstrated
by De Marchi et al. and by Mongillo et al. (Fig. 17b) [89–92]. The electrostatic operation
principle is similar to the previously described single NW approach (Fig. 17d,f,h,j).
A second approach for the realization of a NW RFET was demonstrated by Heinzig et al. and
Weber et al. based on two electrically separated gate electrodes positioned over the source and
drain SB contact regions in a bottom-up fabrication process (Fig. 17c) [93, 94]. In this configura-
tion, the PG selectively suppresses the injection of the undesired charge carrier type while the
CG determines the amount of current flowing through the device based on the opposite carrier
type. For a negative PG and VDS biasing, electrons are blocked at the drain SB contact while for
a negative (positive) CG biasing holes are injected (blocked) at the source SB contact resulting
in PMOS behavior (Fig. 17e,g). For opposite biasing conditions, NMOS behavior is obtained as
illustrated by the band diagrams in Fig. 17i,k. Noteworthy, in this concept the charge carriers
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are blocked at the junctions in off-state before actually entering and accumulating the active
device region resulting in low S/D leakage currents for moderate operating temperatures.
Based on the pioneering research at the ISTN on NW RFET devices by Wessely et al., that
resulted in the first experimental demonstration of an RFET CMOS inverter, a planar RFET
technology named dehancement modea FET technology (DeFET) has been developed and filed
for patent (Fig. 16) [11, 12, 16, 95–99].
(a) Schematic cross-section of a planar DeFET (b) Proposed pnp-insulated program gate
Fig. 16: Schematic DeFET structures.
As for the NW RFET devices, a SOI substrate is used and the program or back gate is placed
below the whole channel as well as the S/D SB contacts affecting the source and drain SB
simultaneously in order to select the dominant charge carrier type in the top silicon body layer.
Furthermore, the electrical field of the program gate attracts the dominant charge carriers to the
buried oxide interface forming a continuous electron or hole charge carrier channel between
source and drain. Again, the control or front gate determines the amount of current flowing
through the device by locally depleting the channel and the electrostatic operation principle is
similar to the single NW concept (Fig. 17a,d,f,h,j).
The key features of the DeFET structure in comparison to the other RFET concepts, besides its
reconfigurability, are the reduced fabrication complexity and the on-the-fly threshold voltage
shift-ability over a wide range via the insulated program electrode granting circuit designers
additional flexibility [15, 88, 98]. Also, very high operating temperature robustness paired with
low IDS,off current leakage has been experimentally demonstrated [95, 100]. Furthermore, the
parasitic S/D to gate capacitance of the control gate is minimized because of the non existing
S/D-overlap benefiting high operating frequencies. The basic concept of the planar RFET has
lately been verified by Yojo et al. although the authors have missed key design considerations
for further device optimization [101, 102]. Further, using multi-BOX SOI or less technologically
complex pnp-insulated wells for individual back gate insulation via trench isolation large scale
integration based on current FDSOI nodes seems feasible (Fig. 16b). Finally, it has been pro-
posed and lately experimentally realized to integrate memory functions into RFET devices for
the implementation of ’learning’ devices and networks [101, 103, 104].
a The naming is derived from the intrinsic combination of depletion and enhancement mode operation in one
device as discussed in 3.2.
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More sophisticated DeFET structures feature additional gate or field-plate electrodes on the top
side of the S/D SB in order to proposedly increase the on-current capability while reducing the
static CMOS off-state leakage current by increasing the threshold voltage due to a reduction of
required back gate potential [97, 105].
In general, the RFET concepts are capable of enhancing electronics by increasing performance
and functional value although being suspected to generally deliver lower drive currents
and therefore increased intrinsic switching delays compared to conventional state-of-the-art
MOSFET [106]. However, RFET offer a higher expressive capability at the logic circuit level
reducing the number of needed transistors for a given logic function and altering the circuit
topology in terms of delay and power consumption [13, 14, 89, 92, 107]. The basic logic NOT-
function or inverter based on RFET devices has first been experimentally demonstrated by
Wessely et al. [12, 98] and later by De Marchi et al. [89]. Up to date, three different approaches
to realize the higher expressive capability of RFET on the logic gate level have been explored.
The approaches are based on the RFET intrinsic exclusive-or functionality, the equivalence of
pull-up and pull-down networks in conjunction with DeMorgan’s law and the possibility to
merge serial branches into a single RFET device with individual control gates. An overview
of RFET based CMOS circuit design and its application, besides others, in hardware security
and resilience as well as self-checking logic circuits is given by Mikolajick et al. in [14] and by
Gaillardon et al. in [13].
In order to implement RFET into today’s energy efficient circuit design based on complemen-
tary n- and p-type transistors, i.e. CMOS circuit technology, special device design consider-
ations have to be fulfilled. In the static case in ideal CMOS circuits only one connection to
the supply voltage rails is conducting, i.e. either the pull-up (p-type) or pull-down (n-type)
network, while the other connection is in a high impedance state. Hence, the total power con-
sumption resulting from current flows only originates from dynamic switching events. In order
to obtain high performance CMOS circuits, p- and n-type transistors need to be as symmetric
as possible in terms of drive current, threshold voltage and switching slope. Albeit, in the
majority of real semiconductors the inherent asymmetry of the conduction and valence energy
bands results in differences in carrier conduction and injection behavior for electrons and holes.
Therefore, specific optimizations for n- and p-type transistors are common practice in the con-
ventional CMOS technology including channel width adjustment for drive current symmetry,
gate work function tuning and even the implementation of different dielectric materials for
compensating slope and threshold voltage asymmetries [14, 107, 108]. All these optimization
strategies are not available in RFET based CMOS circuits as the very same physical device is
required to establish p- or n-type behavior on demand and therefore RFET need to provide
intrinsically symmetrical properties for both carrier types.
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As RFET are based on mid-gap SB contacts, the on-state or drive current is mainly depend-
ing on tunneling probabilities through the SB (see 2.2.1). Tuning of the tunneling probabilities
is possible by applying mechanical stress [109] or by adjusting the S/D work function in con-
junction with silicidation induced dopant segregation (SIDS) in order to manipulate the energy
band structure (see 2.2.2). The later method is discussed in more detail in the following exper-
imental section 3.2.
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(a) Global PG via a common back
gate electrode and CG
centered in the channel region
[11]
(b) Stacked NW FET with PG over
the S/D SB contacts and CG
centered in the channel region
[89–91]
(c) PG and CG separately placed
over S/D SB contacts [93, 94]
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Fig. 17: NW RFET approaches with corresponding schematic band diagrams (q omitted for clarity).
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3 Experimental Proof-of-Concept and TCAD
Simulation
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3.1 Device Fabrication Process
The developed proof-of-concept (POC) fabrication process is designed for robustness, flexibil-
ity and comparably reduced requirements on semiconductor processing facilities. In order to
obtain a high design flexibility a non-self-aligned gate process is selected to fabricate the long-
channel RFET devices in the range of 2 to 100 µm gate length. The fabricated devices are based
on Soitec Smart CutTM 8 inch SOI substrates with an initial 70 nm top silicon body thickness
over a 145 nm burried oxide insulation layer (BOX)[110].
The fabrication process commences with a RCA standard cleaning of the 2 inch SOI wafers in
order to remove possible organic and metallic contamination. Thereafter, a hardmask stack is
applied on the beforehand HF stripped Si-body surface consisting of a dry oxidized stress relief
SiO2 layer (6.5 nm), a chemical vapor deposited (CVD) silicon nitride layer (30 nm) and a final
SiO2 layer (3 nm) formed by wet oxidation of the silicon nitride layer at 950°C [111] (Fig. 18a).
a
Successive optical lithography and wet etching process steps are applied in order to form a H-
shaped mesa structure on top of the BOX layer electrically isolating the individual transistors
(Fig. 18b). The lithography is based on the common AZ5214 multi-purpose resist enabling neg-
ative lift-off as well as positive and negative direct pattern transfer [112]. The central channel
region is recessed by TMAH etching and finally trimmed in thickness by dry thermal oxidation
(Fig. 18c, d). A dry thermal oxidation step at 1145°C for 40 seconds is applied to form the FGOx
SiO2 layer of 7.8 nm (Fig. 18e).
The metalization layers are fabricated by means of lift-off lithography in conjunction with elec-
tron beam and sputtering as physical vapor deposition (PVD) processes. For the S/D SB forma-
tion a layer of 100 nm nickel is applied by electron beam PVD and annealed in later described
processes in order to form nickel silicide phases, i.e. Ni2Si and NiSi, with varying dopant pile
up profiles (Fig. 18f, g).
The FG electrode consists of either electron beam evaporated aluminum or nickel as well as
reactively DC magnetron sputter deposited tungsten-titanium-nitride (WTiNx) (Fig. 18h, i).
The reactive sputtering deposition is based on a tungsten-titanium 90/10 wt% target and a
sputtering gas mixture of 33:3 mm Ar:N2 as empirical set-points on gas rotameters [113, 114].
In order to reduce the high energy particle bombardment of the gate oxide, a plasma charge
trap is preemptively introduced [115]. The successful nitridation results in a semi-transparent
layer of 100 nm thickness as illustrated in Fig. 19c, d.b Devices with dual-metal FG electrode
are designed by covering the first by a second metalization layer, i.e. capping. The resulting
FG metalizations are depicted in Fig. 19 and Fig. 20.
a Layer thickness process controlled by ellipsometer and/or profilometer.
b For comparison, WTi films of 100 nm are opaque (not shown here).
36 3 Experimental Proof-of-Concept and TCAD Simulation
Silicon Oxide SilicideNitride Metal
(a) Hard mask stack (b) H-shaped mesa structure (c) Exposed channel region
(d) Recess formation (e) FGOx formation (f) S/D window opening
(g) Silicidation (h) FG metalization (i) Cross section of device
Fig. 18: Main fabrication process steps.
(a) 1st gen. Al FG. (b) 2nd gen. Ni FG. (c) 2nd gen. WTiNx FG. (d) 2
nd gen. Ni/WTiNx FG.
Fig. 19: Top view micro-graphs of Aluminum, Nickel, Tungsten-Titanium-Nitride and
Nickel/Tungsten-Titanium-Nitride dual-metal FG devices from left to right .
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(a) Nickel FG device. 700x magnification
Back, front gate length (BGL, FGL) and width (W)
(b) Dual-metal FG (Ni/WTiNx) device
300x magnification
Fig. 20: Top view SEM pictures of fabricated devices (300x magnification, false colored).
Two different silicidation processes are introduced to form different SB characteristics at the
S/D contacts. A single silicidation process step in a horizontal furnace at 420°C for 2x 300 sec-
onds in forming gas atmosphere (10:90 H2:N2) is applied to the 1
st device generation. During
the silicidation, the NiSi phase extends into the channel region and forms a NiSi interface with
a considerable boron pile up at the Si/NiSi interface as described in subchapter 2.2.2. This
process was firstly introduced by Dr. F. Wessely at the ISTN and was part of the predecessor
nanowire RFET technology [16].
Alternatively, a two temperature silicidation process is applied to the 2nd device generation.
Firstly, a Ni2Si phase is formed in a soak silicidation process at 280°C for 320 seconds in total.
This temperature step is known to form a Ni2Si layer as long as the nickel layer is not com-
pletely consumed [63, 116]. The excessive nickel is selectively stripped by a diluted piranhaa
etch. Secondly, a RTA silicidation step at 410°C for 120 seconds in total is applied to one split
of sample wafer TK3-13 triggering a phase transition of Ni2Si to NiSi [61, 63, 117]. In between
the silicidation process steps, monitor devices are electrically characterized to confirm the SB
formation as discussed in the following section 3.2. At the end of the day, transistors with Ni2Si
and NiSi SB S/D interfaces with significant and fine tuned boron pile up are obtained from the
RTA and furnace based silicidation process schemes.
The 4x4 test dice per wafer mask layout is depicted in Fig. 21. Several transistor widths from
5 to 100 µm with BGL from 30 to 100 µm and FGL between 2 and 80 µm are included (Fig. 20b).
Also, different FG positions inside the BGL region as well as BG-only (or pseudo FET [118])
devices with and without recess are part of the device matrix. A sketch of the wafer level
design of experiments and a top view of the processed wafer TK3-13 are depicted in Fig. 22.
a Recipe: 4 parts H2SO4, 1 part H2O2, 60 parts H20
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Fig. 21: Mask layout of test dice.
L K J †
I H G †
F E D †
C B A †
NiSi S/D
(RTA)
Ni2Si S/D
(Furnace)
Aluminum
S/D
(a) Split wafer segments (b) Processed 2“ wafer top view
Fig. 22: Wafer level design of experiments.
3.1 Device Fabrication Process 39
3.2 Device Characterization and Simulation
In the first part of this chapter, the operation principles and relevant device operation bias-
ing conditions are presented based on electrical characterizations of dual-independent-gate
long-channel proof of concept (POC) RFET devices. Thereafter, a TCAD device simulation
is introduced in order to further illustrate the device concept. The simulation results are de-
rived by the commercial Synopsys Sentaurus Device (v2017-09 SP1) [119] simulator based on the
framework presented by Schwarz et al. [21, 22]. In the second part, the effects of various de-
sign parameters are discussed and compared based on a simulated scaled self-aligned reference
device featuring symmetric p- and n-type properties. Experimental long-channel device char-
acterization results are referenced and compared where applicable as no scaled self-aligned
POC devices are available at this point. In addition, the POC device high operating tempera-
ture characteristics are presented in the third part. In the fourth and last section, as part of an
outlook, an advanced RFET device structure is proposed and compared to the reference device
in order to demonstrate the optimization potential of the presented RFET device concept.
All electrical characterization results have been obtained via a 4200-SCS Keithley Instruments
semiconductor parameter analyzer equipped with 4200-PA remote pre-amplifiers in a dark-
box enclosure (Fig. 23a,b). All measurements have been conducted on wafer level using a
semi-automatic Rockers & Kolls wafer prober, which is equipped with a Thermotronic high
temperature wafer chuck and adjustable tungsten probe tips (Fig. 23c,d). In order to character-
ize the individual devices under test (DUT), the wafer is placed on the wafer chuck and locked
by applying a backside vacuum. Subsequently, the electrical contacts are realized by the tung-
sten probe tips from the top side to the source and drain (S/D) as well as the front gate (FG)
and by the chuck at the backside of the wafer to the back gate (BG).
3.2.1 Long-Channel Dual-Independent-Gate DeFET
The here discussed RFET device can be considered as an intrinsic composition of two entan-
gled transistors, i.e. a depletion mode FET on top of an enhancement mode SBFET (Fig. 24).
Therefore, the naming dehancement modea MOSFET (DeFET) for this RFET concept is introduced
here.
Each of these two transistors is represented by its own gate electrode, namely the front gate
(FG) and the back gate (BG). Another common naming convention in the context of RFET
devices is program or polarity gate (here the BG) and control gate (here the FG) (see subchapter
2.4).
a after Dr.-Ing. Ralf Endres
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Thermochuck
4200PA Pre-Amps
Needle Probe
Fixture
(a) Wafer prober setup in dark-box enclosure
Keithley 4200-SCS
Parameter Analyzer
Thermochuck
Controller
(b) Keithley 4200-SCS parameter analyzer rack
(c) Tungsten probe needle fixture top view (d) Tungsten probe needle fixture side view
Fig. 23: Electrical characterization setup based on a Keithley Instruments 4200-SCS semiconductor
parameter analyzer and Rucker & Kolls waferprober equipped with a high temperature wafer
chuck.
The BG electrode forms an ambipolar buried channel pseudo SBFET [118] and electrostatically
influences the whole channel region, i.e. the Si-body layer and especially the SB contacts at
source and drain (S/D). Fig. 25 depicts the BG-only (FG electrode omitted) input character-
istics exhibiting a clear ambipolar enhancement mode or normally-off behavior. Applying a
sufficiently high BG voltage (VBG) results in an increasing drain-source current (IDS) as either
holes (VBG 0 V) or electrons (VBG 0 V) are injected and attracted to the body-silicon-to-BOX
interface forming the conductive channel.
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Y
X
Buried Oxide
Handle Wafer
FG
Silicon Oxide Silicide or Metal
BG
DS
(a) Schematic cross section
FG
S D
100µm
X
Z
(b) Top view micrograph
DS
FG
BG
FG
BG
(c) Symbolic
Fig. 24: Illustrations of the experimental dual-gate POC device (see also Fig. 20 and Fig. 19).
In order to further illustrate the device operation, TCAD simulations have been conducted
based on the schematic long-channel structure depicted in Fig. 26. The device dimensions
and composition are related to the experimental device depicted in Fig. 24 and Fig. 20 (see
3.1). However, the long-channel simulation setup has to be regarded as scaled by an order of
magnitude in comparison to POC devices in order to keep computational effort at bay.
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Fig. 25: Measured and simulated BG input characteristics of a pseudo BG-only SBFET with mid-gap NiSi
SB contacts at 323 K and VDS = –1 V.
Experimental Device Dimensions: BGL 50 µm, Width 100 µm.
The simulated device consists of an SOI substrate with a BOX thickness of 145 nm, a Si-body
thickness (tB) of 10 nm and a FGOx thickness of 7 nm SiO2. The lateral dimension of the FG
(FGL) is 1 µm with a FG underlap (negative overlap) of 0.6 µm to the source and drain SB
contacts. Consequently, the BG has a length (BGL) of 2.2 µm. The work function of the FG
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electrode is specified to mid-gap 4.66 eV. The Si-body layer and handle wafer are p-type doped
with a boron concentration of 1e15 cm-3. The Schottky barrier height for holes at source and
drain is calibrated to an almost mid-gap level of φBp = 0.4 eV (φBn = 0.71 eV) enabling device-
level reconfigurability as described in subchapter 2.4. A boron pile-up based on silicidation
induced dopant segregation with a peak concentration of 8e17 cm-3 following an error function
profile is assumed to be present in the body layer at the SB interfaces.
Y
X
Buried Oxide 
Handle Wafer
Silicon Oxide Silicide or Metal
BGL
2.2 µm
DS
FGL
1 µm
Underlap
0.6 µm
FG Oxide
Body
Fig. 26: Schematic structure of the simulated long-channel dual-gate DeFET device (not to scale).
A detailed calibration of the device simulation against POC long-channel devices is techni-
cally challenging as hardly avoidable process variations on an academic level result in moving
targets for geometrical and chemical parameters. For instance, the silicide interface shape as
well as associated pile-up dopant profile are prone to variation, especially for not self-aligned
gate device fabrication. Also, long-channel ultra thin silicon body device simulations require
a detailed simulation mesh resulting in extensive computational effort. Therefore, only a not
strictly physically motivated calibration at a single operation point against device characteris-
tics at controlled 323 K is presented here. Note, the simulation results do not claim any absolute
accuracy but are mainly introduced to illustrate physical aspects and to derive general trends
for future fully self-aligned DeFET device optimization.
The Synopsys TCAD simulation setup comprises the Synopsys Device default model for drift-
diffusion (DD) based carrier transport [23, pp.184] based on Fermi charge carrier distribution
statistics [23, pp.178]. The carrier mobility is modeled with the defaults for doping and tem-
perature dependence [23, pp.321]. Besides the default bandgap narrowing model [23, pp.251],
Schockley-Read-Hall recombination depending on doping and temperature as well as electric
field (Schenk model) are included [23, pp.395]. Further, a model for the lattice temperature
[23, p.185] and for non-local tunneling at the metal-to-semiconductor interfaces [23, pp.733]
including non-simplified Schottky barrier lowering (SBL) for thermal emission (TE) and ap-
proximated SBL for field emission (FE) are part of the TCAD simulation setup [23, pp.210][21,
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22]. Quantum effects are not included as the silicon body thicknesses tB of >7 nm are compar-
atively large and the influence of quantum confinement is therefore in the context of this work
negligible [120, 121].
Due to convergency issues of the Schrödinger SB tunneling model, the more stable but less
physically accurate nevertheless commonly used Wentzel-Kramers-Brillouin (WKB) tunneling
approximation model [23, pp.741] in conjunction with Schottky barrier lowering (SBL) is im-
plemented for the here following simulations. In order to partly compensate for the inherent
overestimation of tunneling current by the WKB model, the tunneling masses for holes and
electrons are adjusted to 0.42m0 and 0.41m0, respectively, following the approach of R. Vega
in order to realize a fit in the more relevant IDS,on region [122, pp.13][123–125]. The effective
Richardson’s constants for holes and electrons are defined to silicon standard values of 32 and
112 A/cm2K2 [122]. Still, an overestimation for high IDS,on regimes by the WKB approximation
is observed due to the WKB wide barrier assumption being violated by the thinned SB widths
and the contribution of SBL in pronounced transistor on-state regimes [123]. Also, high-field
carrier velocity saturation and thin film carrier mobility degradation models are not included
for convergency reasons which further contributes to the excess of IDS,on current [19, pp.316].
In order to compensate for this overestimation a lumped S/D resistance [23, pp.215] is intro-
duced as an additional fitting parameter for the SB resistance resulting in good agreement
of simulation and experimental data for IDS,on> 100 nA/µm as illustrated in Fig. 25a. This ap-
proach is favored over neglecting SBL or thermionic emission (TE) contribution as proposed by
R. Vega [20]. A more sophisticated yet not fully self-consistent approach based on a proprietary
simulator extension is given by Padilla et al. [25].
Based on the simulation, the carrier injection at the source contact is illustrated in the band
diagrams in Fig. 27 (insets) for hole and electron conduction. For VBG = –10 V the SBL effect
reduces the barrier height from initially 0.4 to 0.35 eV and reduces the tunneling distance at
0 eV to 5 nm. Note, that the commercial simulator does not present the band diagrams with the
full SBL band shaping effect used internally for the calculation of the FE contribution and only
includes the SBL correction factor for the SB height for the TE contribution in the here depicted
band diagrams [22].
In contrast to the BG, the FG transistor resembles a depletion mode or normally-on FET. The
FG electrode locally, i.e. in the region underneath the FG electrode, affects the channel of the
BG transistor and therefore controls the charge carrier flow between source and drain.
To obtain the intended operation of the dehancement mode RFET, an operating point has to be
set by a DC voltage biasing of the BG electrode. This operating point determines the threshold
voltage, maximum IDS,on current and the dominant charge carrier type. The actual switching
behavior and control of IDS,off is realized by applying a voltage to the FG with a sufficiently
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(a) PMOS biasing, VDS = –1 V, VBG = –10 V
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(b) NMOS biasing, VDS = +1 V, VBG = +10 V
Fig. 27: Simulated long-channel device band diagrams parallel to the body to-BOX interface at 1 nm inside
the Si-body layer at 323 K (compare Fig. 28). Insets illustrate source contact in detail.
high opposite polarity with respect to the BG potential. The resulting operation modes are
summarized in Table 2.
Biasing VBG 0 V (NMOS) VBG 0 V (PMOS)
VFG 0 V Conducting / on-state Channel locally depleted / off-state
VFG 0 V Channel locally depleted / off-state Conducting / on-state
Tab. 2: Dehancement mode operation states.
The simulated FG input characteristics for NMOS and PMOS operation are illustrated in
Fig. 28b. The IDS,on current as well as the threshold voltage (Vth) are depending on the magni-
tude of VBG. By biasing the VBG 0 V (VBG 0 V) unipolar NMOS (PMOS) behavior is predicted
by the simulation while the sub-Vth slope reaches almost the theoretical limit with 65 mV/dec
for both types. As a result of the depleting effect of the FG on the BG channel a theoretical IDS
on-to-off current ratio of ~9 decades is achieved (neglecting gate leakage currents). The local
depletion of charge carriers below the FG electrode and the buried channel formation at the
body-to-box interface are illustrated in Fig. 29 for NMOS operation (VBG = +12 V).
The maximum IDS,on current is set by the electrostatic influence of the BG on the SB contacts
(compare makers in Fig. 28a with Fig. 28b). For instance, biasing the BG at VBG = –16 V for
VDS = –1 V results in a PMOS IDS,on current of IDS,on = 80 nA/µm (red triangles). As discussed in
more detail in the next section, contrary to classic p-n junction based MOSFET, the SB resistance
of mid-gap SB contacts, i.e. the junction resistance, dominates the total transistor resistance for
moderate VBG magnitudes. The SB resistance leads to a distortion of the PMOS linearity for
VBG< –12 V. As the BG potential is not sufficient to achieve transparent hole injection, the IDS
current slope is limited to 720 mV/dec for -0.4 V> VFG< 0.4 V (Fig. 28b). Decreasing the FG
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potential from 0.6 V to 0.4 V results in a decreased potential barrier for holes and consequently
a decreasing VDS potential drop over the FG depletion region. Hence, the VDS potential drop
over the SB resistance commences to dominate the total transistor resistance in the transition
from the sub-Vth to the on-state region. This simulation result is supported by the experimental
FG input characteristics illustrated in Fig. 32 exhibiting similarly limited IDS current slopes in
the linear region.
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(b) FG input characteristics for referenced VBG biasing
Fig. 28: Simulated long-channel DeFET device input characteristics at 323 K.
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Fig. 29: Schematic illustration of electron channel depletion. VDS = +1 V, VBG = +12 V at 323 K (not to scale).
A remarkable feature of the DeFET is the low off-state leakage current (IDS,off). Experimental
devices show IDS,off leakage current levels fA/µm similar to the leakage levels in the simula-
tions (compare Fig. 32a and Fig. 32a,b with Fig. 28b). The low IDS,off current is the consequence
of the exceptionally high FG induced potential barrier of 0.7 and 0.73 eV for N- and PMOS
operation, respectively, as derived from the simulated band diagrams depicted in Fig. 30. As
charge carriers obey the Fermi-Dirac distribution, virtually no charge carriers statistically ac-
quire sufficient energy to surmount this potential barrier at room temperature. Compared to
the predecessor nanowire RFET devices of Wessely et al., the planar DeFET features at least
an order of magnitude less IDS,off leakage current per µm of channel width [16, pp.90]. This
improvement is based on the reduced Si-body thickness of approx. 8–14 nm of the DeFET and
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the resulting increased electrostatic coupling of the FG to the planar channel region compared
to the nanowire RFET Π-FG cross section of approx. 65x65 nm2. The dominant contributors to
the remaining IDS leakage current are intrinsic charge carrier generation and gate oxide leakage
currents in the experimental devices. The low leakage current is further exploited in the later
discussed high-temperature operation in subchapter 3.2.3.
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(b) NMOS biasing, VDS = +1 V, VBG = +12 V
Fig. 30: Simulated long-channel device band diagrams at 323 K.
Another benefit of the splitting of control for the SB carrier injection via the BG and the actual
current flow through the device via the FG is the almost complete suppression of the drain
side carrier injection normally responsible for ambipolar leakage characteristics and increased
IDS,off of SBFET devices. As illustrated in Fig. 31, the FG does not modulate the SB contacts as
the electrostatic coupling over 0.6 µm underlap is negligible. This can also be concluded from
the perfectly flat valence and conduction bands between S/D and FG over the FG underlap
distance in the off-state (Fig. 30).
                                   
 ) U R Q W  * D W H  9 R O W D J H   9 
   D
    D
     D
   I
    I
     I
   S
    S
     S
   Q
    Q
     Q
  
 '
 U D
 L Q
  6
 R X
 U F
 H 
 &
 X U
 U H
 Q W
   $
  
 P
 
 & K D U J H  & D U U L H U  & X U U H Q W  & R Q W U L E X W L R Q
 ( O H F W U R Q  & X U U H Q W  + R O H  & X U U H Q W
(a) PMOS biasing VDS = –1 V, VBG = – 20 V
                                   
 ) U R Q W  * D W H  9 R O W D J H   9 
   D
    D
     D
   I
    I
     I
   S
    S
     S
   Q
    Q
     Q
  
 '
 U D
 L Q
  6
 R X
 U F
 H 
 &
 X U
 U H
 Q W
   $
  
 P
 
 & K D U J H  & D U U L H U  & X U U H Q W  & R Q W U L E X W L R Q
 ( O H F W U R Q  & X U U H Q W  + R O H  & X U U H Q W
(b) NMOS biasing VDS = +1 V, VBG = +20 V
Fig. 31: Charge carrier current contribution to total IDS current for long-channel device.
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The experimental POC device input characteristics depicted in Fig. 32 exhibit a comparable
behavior with an exceptional IDS on-to-off current ratio of ~8 decades. The sub-Vth slope 65–
85 mV/dec of the 2nd generation devices is exceptionally close to the ideal simulation results
(Fig. 32, Fig. 45, Fig. 50). Similar on-to-off ratios have been obtained from the predecessor
nanowire RFET devices although only sub-Vth slopes between 89–150 mV/dec could be demon-
strated for the nanowire RFET [16, pp.90,p.104]. The IDS on-current for NMOS operation shows
a stronger dependency on BG potential comparable to the simulated device (Fig. 28b) indicat-
ing similar eSBH properties.
The threshold voltage is shiftable by 75 mV/VBG in the simulation and 70 to 80 mV/VBG in the
case of the POC device (Fig. 32). This can be regarded as an indication for correctly derived
dielectric thicknesses for the simulation, i.e. FGOx, Si-body and BOX, as their ratio determines
the shiftability.
The measured FG output characteristics depicted in Fig. 34 further demonstrate the electro-
static control of the FG manifesting itself in constant current saturation characteristics. The
NMOS biasing exhibits a supra-linear output characteristic at VDS< 0.7 V as a typical distortion
of SBFET resulting from the threshold of the forward biased SB at the drain limiting charge
carrier extraction [108]. On the contrary, the PMOS does not exhibit the distortion as the SB
width is electrostatically reduced sufficiently to suppress the drain-side SB diode effect.
In the next section, a more detailed discussion of the DeFET properties and its suitability for
reconfigurable as well as conventional CMOS applications is presented. The foundation for
this analysis are parametrized scaled device simulations backed by long-channel POC device
characterizations resulting in insights into general trends for a scaled fully self-aligned FG
DeFET device design.
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(a) Logarithmic plot, PMOS biasing VDS = ±1 V
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(b) Linear plot, PMOS biasing VDS = ±1 V
Fig. 33: Input characteristics of Ni metal FG proof-of-concept device, 1st generation (furnace, 300 s).
Dimensions: Width 50 µm, BGL 30 µm, FGL 20 µm
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(a) Logarithmic plot, VDS = ±1 V, respectively
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(b) Linear plot, VDS = ±1 V, respectively
Fig. 32: Input characteristics of WTiNx metal FG proof-of-concept device, 2
nd generation (RTA 60 s).
Dimensions: Width 100 µm, BGL 90 µm, FGL 5 µm (compare Fig. 46)
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(a) Linear plot, PMOS biasing VBG = –20 V, VDS = –1 V.
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(b) Linear plot, NMOS biasing VBG = +20 V, VDS = +1 V
Fig. 34: Output characteristics of nickel FG electrode device, 1st generation (furnace, 300 s).
Dimensions: Width 50 µm, BGL 30 µm, FGL 20 µm
3.2.2 Experimental and Simulative Design Space Evaluation
In order to further evaluate the DeFET concept, a scaled self-aligned DeFET structure with
idealized RFET properties has been selected for the TCAD simulation approach to reduce the
computational effort and gain predictive estimates for self-aligned front gate device designs.
The idealized RFET properties include symmetric behavior for P- and NMOS operation based
on the effect of silicidation induced dopant segregation (SIDS). SIDS is known to be able to ad-
just the effective SB height (eSBH) in conjunction with NiSi technologies as demonstrated in the
following by experimental POC DeFET devices and in the literature [39, 126–128] (see 2.2.2).
Another elegant approach to balance the tunneling probabilities for symmetry of an RFET de-
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vice is the mechanical strain engineering of the SB contacts as demonstrated successfully by
Heinzig et al. and investigated by T. Baldauf et al. [109, 129]. Besides the required symmetry
for reconfigurability, a reasonable drive-current (IDS,Drive), CMOS off-current (IDS,CMOS−Off) and
transconductance (Gm) are required for proper circuit design (see 2.3.3). Also, a co-integration
into conventional CMOS topologies based on hard-wired, i.e. not reconfigurable, but optimized
DeFET devices is considered as well in order to evaluate the feasibility to implement this RFET
concept side by side with standard CMOS circuitry in one process technology.
The simulated design of experiments is based on a reference structure depicted in Fig. 35 with
the reference design parameters listed in Table 3. As an additional reference for the scaled de-
vice simulations, the DD carrier transport model is substituted for the more physically founded
hydrodynamica (HD) carrier transport model [130]. In contrast to the DD model the HD model
takes the performance diminishing short-channel effects (SCE) into account by additionally
considering the actual carrier energy [23, pp.197]. But, the higher computational effort paired
with convergency issues impede its general use in this experimentally orientated thesis.
BodySource Drain
Buried Oxide
Back Gate
Underlap
Back Gate Length
Front Gate Length
Silicon Silicide / MetalOxide
FG Oxide
Handle Wafer
Fig. 35: Scaled dual-gate DeFET simulation reference structure.
Parameter Unit Design range Reference Figure
FG oxide thickness nm (EOT) 1, 2, 3 1 Fig. 39
Body layer thickness nm 5, 7, 9, 12, 15 7 Fig. 39
Buried oxide thickness nm 30
FG length nm 30, 60, 90, 120, 150 90 Fig. 41
FG underlap nm 20, 30, 40, 50 40 Fig. 43
FG work function eV 4.38, 4.68, 4.98 4.68 Fig. 44
SB height for electrons (φBn) eV 0.63, 0.1, 1.0 0.63 Fig. 53
Tunneling masses m∗tn /m∗t p m0 0.19 / 0.16
Tab. 3: Design of experiments of device parameter variation.
a HD simulation results are diagrammed by green dashed lines.
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The simulated reference device features similar BG input characteristics (Fig. 36a) as the exper-
imental POC long-channel devices (Fig. 25a) and corresponds with reported NiSi S/D single-
gated SBFET behavior [39, p.14],[126–128, 131].
In contrast to the experimental and simulated long-channel devices, the scaled DeFET exhibits
an IDS,off current with an inverse relation to the VBG magnitude (Fig. 36b). This results in a
stronger exponential dependence of the maximum IDS on-to-off current ratio on VBG (Fig. 37b).
As well, the ambipolarity caused by the drain-side minority carrier injection is more pro-
nounced as illustrated in Fig. 38. Both observations are attributed to the significantly reduced
underlap between S/D and FG in comparison to the long-channel devices as is to be discussed
in the next section.
As for the long-channel DeFET, the CMOS IDS off-current (IDS,CMOS−Off) depends on the magni-
tude of VBG (Fig. 36b). Low IDS,CMOS−Off leakage currents for P- and NMOS operation between
300 pA/µm and 30 nA/µm are obtained for ±3 to ±5 V BG potential although the drive cur-
rent (IDS,Drive) is always over one decade below par compared to conventional scaled FDSOI
MOSFET [15, Fig.5]. This results in only approximately 2.5 decades of on/offCMOS current ra-
tio for low BG potentials and even less for increased VBG as illustrated in Fig. 37b. Similar to
the long-channel devices, the deep sub-Vth region is not reached for VFG = 0 V due to the mid-
gap work function of the FG not being optimized for separate P- and NMOS operation as it
is normally the case for conventional MOSFET technologies. Further, the mid-gap SB resis-
tance reduces the slope to 350 mV/dec in the vicinity of Vth (see discussion on Fig. 53). These
shortcomings are addressed in detail in the following sections.
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(a) BG input characteristic with marked biasing points
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(b) FG input characteristic for referenced VBG biasing
Fig. 36: BG and FG input characteristics of reference device.
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(a) FG input characteristic, linear plot.
PMOS biasing VDS = –1 V, NMOS biasing VDS = +1 V.
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(b) Maximum IDS on-to-off current ratio (filled symbols)
and on/offCMOS (open symbols) for different BG
potentials.
Fig. 37: FG input characteristics and on-to-off ratios of reference device.
Front- and Back-Gate Engineering
In this subchapter, the discussion commences with the scaling properties of the DeFET. In gen-
eral, a reduction of the gate length requires an increased electrostatic control of the channel to
maintain MOSFET performance, e.g. sub-Vth slope, IDS,CMOS−Off and IDS,off. Therefore, the influ-
ence of the dielectric gate stack on the FG input characteristics is briefly discussed. Thereafter,
more DeFET specific design considerations are presented, e.g. the effect of FG length (FGL),
FG underlap and FG work function.
The electrostatic control of the FG on the BG induced channel under standard biasing condi-
tions, i.e. moderate VDS biasing without impact ionization, is directly correlated to the thresh-
old voltage (Vth) and magnitude of IDS,off leakage current. As common for MOSFET devices,
the control of the gate is inversely related to the effective dielectric stack thickness between the
gate electrode and the channel and to the effective gate length.
The FG dielectric stack is composed of the FG oxide (FGOx) and partly the body silicon thick-
ness as the main part of the channel is located at the BOX-to-body interface forming a buried
channel. For easier comparison of dielectric material thicknesses with different relative permit-
tivities κD, the thickness is denoted in units of nm of equivalent (silicon) oxide thickness (EOT)
[132].
EOT = κD · TOx
κSiO2
52 3 Experimental Proof-of-Concept and TCAD Simulation
                   
 ) U R Q W  * D W H  9 R O W D J H   9 
   D
    D
     D
   I
    I
     I
   S
    S
     S
   Q
    Q
     Q
  
   
 '
 U D
 L Q
  6
 R X
 U F
 H 
 &
 X U
 U H
 Q W
   $
  
 P
 
 & K D U J H  & D U U L H U  & X U U H Q W  & R Q W U L E X W L R Q
 7 R W D O  & X U U H Q W  ( O H F W U R Q  & X U U H Q W  + R O H  & X U U H Q W
(a) PMOS biasing VDS = –1 V, VBG = – 4 V
                   
 ) U R Q W  * D W H  9 R O W D J H   9 
   D
    D
     D
   I
    I
     I
   S
    S
     S
   Q
    Q
     Q
  
   
 '
 U D
 L Q
  6
 R X
 U F
 H 
 &
 X U
 U H
 Q W
   $
  
 P
 
 & K D U J H  & D U U L H U  & X U U H Q W  & R Q W U L E X W L R Q
 7 R W D O  & X U U H Q W  ( O H F W U R Q  & X U U H Q W  + R O H  & X U U H Q W
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Fig. 38: Charge carrier current contribution to FG input characteristic total IDS current.
Neglecting quantum capacitance effects the maximum charge carrier density of the channel is
located directly at the body-to-BOX interface (Fig. 29) [120, 121]. As the Si-body layer has a
relative permittivity of κS = 11.9 [17, p.547] every 3.3 nm of body silicon add up to ~1 nm EOT
to the total FG dielectric stack thickness. Fig. 39a illustrates the negative impact of increasing
body layer thickness for NMOS operation as the electrostatic control of the FG is diminished,
i.e. the IDS,off current increases while Vth decreases (PMOS follows same trends). Only for a
very thin body thickness of 5 nm a sufficiently high on/offCMOS current ratio of ~3 decades and
an IDS,CMOS−Off current of 2 nA/µm are predicted by the DD simulation. As to be expected, the
HD simulation yields a slightly lower on/offCMOS ratio as the IDS,CMOS−Off current is predictively
increased to 10 nA/µm.
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Fig. 39: Simulated effect of Si-body layer and FG oxide thickness on NMOS FG input characteristics for
NMOS operation. PMOS operation follows identical trends. NMOS biasing VDS = +1 V, VBG = +5 V
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Experimentally, this is verified by comparing recessed, i.e. a thinned body layer, (Fig. 32) and
not recessed (Fig. 40) DeFET devices with body thicknesses of ~10 and 60 nm, respectively.
Note, that the 60 nm body layer results in a partly depleted SOI structure. For the PDSOI
device even for very low BG potentials no significant switching behavior can be observed in
the FG input characteristic (Fig. 40a). Only for VDS 1 V a limited influence of VFG is revealed
hinting the onset of the formation of a second FG channel segment, i.e. only below the FG, at
the surface of the body layer in parallel to the BG channel effectively reducing the total channel
resistance (Fig. 40b). Noteworthy, the IDS,on current decreases with increasing body thickness
due to the loss of electrostatic control of the BG over the source SB contact reducing the carrier
injection efficiency (Fig. 39a) [131]. Similar results have been obtained by F. Wessely for the
predecessor nanowire RFET with large channel widths and for NiSi-S/D SOI SBFET devices
by J. Knoch et al. [16, pp.99],[131].
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(a) FG input characteristic, NMOS biasing VDS = +1 V
                                   
 ' U D L Q  6 R X U F H  9 R O W D J H   9 
 
     Q
     Q
     Q
     Q
     Q
     Q
 '
 U D
 L Q
  6
 R X
 U F
 H 
 &
 X U
 U H
 Q W
   $
 
 9 ) *         9
 
 
(b) FG output characteristic, NMOS biasing VBG = +12 V
Fig. 40: Measured effect of Si-body layer thickness of ~60 nm on FG input and output characteristics.
In contrast to conventional MOSFET, an increase of gate oxide thickness (here FGOx) does
not reduce the IDS,on current as it is determined by the electric field of the BG (Fig. 39b). As the
electrostatic control of the FG is reduced, Vth is reduced and consequently IDS,CMOS−Off increases.
On the other hand, decreasing the BOX thickness increases the electrostatic coupling of the BG
to the SB interfaces and channel. This stronger coupling increases IDS,on but also lowers Vth for
given VBG (not shown here). This effect can also be generated by increasing the BG potential, as
the electrical field effect is the driving force. But, given the limited supply voltages in CMOS
circuits a reasonably thin BOX has to be selected. Lately, these performance reducing effects
of FGOx and body layer thicknesses have been demonstrated via below par designed RFET
devices by Yojo et al. [133].
Peculiarly, the simulated scaling of the FGL from 150 nm down to 30 nm does not lead to a
significant increase of sub-Vth slope and IDS,off current as illustrated in Fig. 41. For N- and
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PMOS biasing, the sub-Vth slopes theoretically remain close to the ideal limit of 63 mV/dec at
300 K. Based on HD simulations (green dashed lines), sub-Vth slopes of 77 mV/dec for 30 nm
and 65 mV/dec for 60 nm FGL devices are predicted. The results correspond well to reported
slopes for FDSOI MOSFET technologies as summarized by B. Doris et al. [15].
As to be expected, the comparison of the DD and HD carrier transport model yields the under-
estimation of SCE of the DD resulting in its overestimation of Vth and IDS,on as well as underes-
timation IDS,off. However, given the uncalibrated scaled simulation approach and the objective
to derive trends by relative comparison, the DD simulations are considered to be sufficiently
precise.
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                           
 ) U R Q W  * D W H  9 R O W D J H   9 
   I
    I
     I
   S
    S
     S
   Q
    Q
     Q
  
   
    
 '
 U D
 L Q
  6
 R X
 U F
 H 
 &
 X U
 U H
 Q W
   $
  
 P
 
    P 9  G H F
 ) U R Q W  * D W H  / H Q J W K
   Q P
 + '  P R G H O
   Q P    Q P       Q P     Q P
           
    S
     S
   Q
(b) NMOS biasing VDS = +1 V, VBG = +5 V
Fig. 41: Effect of FG length on FG input characteristics.
As the maximum IDS,on is limited by the BG, scaling of the FGL does not increase IDS,on as it
is the case for conventional MOSFET devices. Therefore, the scaling effect of the back gate
length (BGL) is depicted in Fig. 42. For –5 V> VBG<+5 V no scaling effect in terms of IDS,on is
observed. Only after increasing the VBG magnitude beyond ±10 V, a theoretical scaling effect is
observable. As discussed previously, the injection efficiency of the mid-gap SB is insufficient at
low VBG and the SB junction resistance is therefore dominating the scalable channel resistance
as it is typical for SBFET with finite barrier heights [17, p.203]. On the other hand, increasing
the BG potential decreases the Vth and consequently increases IDS,CMOS−Off rendering the device
incompatible with CMOS circuit applications. This issue is addressed in the later following
subsection on SB engineering.
A specific scaling limit for the dual-gate DeFET is the necessity of an underlap to the S/D
SB contacts. As can be derived from Fig. 43, decreasing the underlap distance increases the
electrostatic coupling of the FG to the S/D SB contacts. This coupling increases the drain-
side minority carrier injection resulting in an increased ambipolar characteristic in form of an
increasing IDS,off current. For an underlap of 20 nm the FG commences to dominate the electro-
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Fig. 42: Effect of BG length on BG input characteristics. VDS = +1 V.
statics at the SB contacts illustrated by the onsetting deviation of the FG input characteristics in
the on-state, i.e. a lower IDS current for 0< VFG< 1 V and higher IDS for VFG> 1 V in NMOS op-
eration as depicted in Fig. 43b. Noteably, the increase of IDS is not beneficial for CMOS circuits
as the IDS,Drive current for VFG = VDS stays constant.
                           
 ) U R Q W  * D W H  9 R O W D J H   9 
     D
   I
    I
     I
   S
    S
     S
   Q
    Q
     Q
  
   
    
 '
 U D
 L Q
  6
 R X
 U F
 H 
 &
 X U
 U H
 Q W
   $
  
 P
 
    P 9  G H F
 8 Q G H U O D S  ' L V W D Q F H
   Q P    Q P    Q P      Q P
              
     S
   Q
(a) PMOS biasing VDS = –1 V, VBG = – 5 V
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(b) NMOS biasing VDS = +1 V, VBG = +5 V
Fig. 43: Effect of FG underlap on FG input characteristics.
In order to optimize the dual-gate DeFET for CMOS circuits two issues have to be addressed.
Firstly, the low IDS,on and secondly, the low Vth resulting in significant IDS,CMOS−Off current or
static leakage. Both issues are limiting the on/offCMOS ratio to only ∼2 decades. Proposals
for improving IDS,on will be presented in the later following subchapters on SB engineering
and in section 3.2.4 on an optimized device structure. In the following paragraphs, possible
optimizations for Vth for RFET and conventional CMOS applications are presented.
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As stated before, for conventional CMOS transistor designs PMOS and NMOS transistors are
independently optimized, amongst others, by work function engineering of the gate electrode
[17, p. 192]. Introducing this strategy for simulated DeFET devices by changing the work func-
tion of the FG from close to mid-gap 4.68 eV by moderate ±0.3 eV results in a shift of Vth by
±0.3 V as can be derived from the sub-Vth shifts in Fig. 44. Implementing a 4.38 eV FG electrode
for PMOS devices and a 4.98 eV FG electrode for NMOS devices would theoretically reduce
the IDS,CMOS−Off to 4 pA/µm while being technologically feasible as heavily doped polysilicon
gate electrodes are adjustable from 4.05 to 5.05 eV [17, p. 169]. Consequently, solid on/offCMOS
ratios of > 5 decades can theoretically be realized. Unfortunately, this approach would ren-
der the design of reconfigurable circuits impossible. But, as discussed later, high temperature
and conventional CMOS circuits could possibly benefit from the co-integration of hard-wired
DeFET devices.
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Fig. 44: Effect of FG work function on FG input characteristics.
Experimentally, FG electrodes consisting of aluminum, nickel and WTiNx have been realized.
As the body thickness slightly varies from device to device, a direct Vth based work function
comparison leads to imprecise results. But, as a unique feature of the DeFET, a consistent work
function comparison is achievable by simultaneously considering Vth of P- and NMOS opera-
tion. For this method, Vth is determined as the VFG value at an arbitrary chosen current level in
the sub-Vth region, i.e. for IDS = 100pA, for BG potentials of the same magnitude for P- and
NMOS operation. Taking the sum of the derived Vth of both operation modes results in a qual-
itative work function estimate with
∑
= 0V indicating a mid-gap work function and
∑
< 0V
(
∑
> 0V ) a lower (higher) work function appropriate for PMOS (NMOS) operation. As the Vth
symmetrically decreases for P- and NMOS operation with increasing body thickness, the body
layer thickness variance is canceled out. But, sub-Vth slope distortions caused by oxide bulk
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and interface trap states do introduce an error in this estimation. Therefore, unsteady sub-Vth
slopes deviating from the theoretical limit of 63 mV/dec are to be considered with caution.
The summed up Vth values based on the FG input characteristics of devices with FG electrodes
consisting of aluminum (Fig. 45a,b), nickel (Fig. 33a,b) and WTiNx (Fig. 32, Fig. 46) are summa-
rized in Table 4, Table 5 and Table 6, respectively.
IDS threshold VBG derived VFG
100 pA –19 V 0.69 V
100 pA +19 V –1.48 V
Fig. 45
∑
–0.79 V
Tab. 4: Aluminum work function estimation taken from Fig. 45.
IDS threshold VBG derived VFG
100 pA –22.5 V 0.42 V
100 pA +22.5 V –0.92 V
Fig. 33
∑
–0.5 V
Tab. 5: Nickel work function estimation taken from Fig. 33.
IDS threshold VBG derived VFG
100 pA –16 V 1.12 V
100 pA +16 V –1.07 V
Fig. 46
∑
0.05 V
100 pA –14 V 1.02 V
100 pA +14 V –0.59 V
Fig. 32
∑
0.43 V
Tab. 6: WTiNx work function estimation taken from Fig. 32 and Fig. 46.
As to be expected, the comparison yields aluminum (Fig. 45) as the lowest work function ma-
terial with an estimate of –0.79 V followed by nickel with –0.5 V (Fig. 33). This corresponds
well with typical reported values for work functions of Al and Ni on SiO2 of 4.1 eV and 4.55 eV,
respectively [17, p.169][111, 134].
On the contrary, for WTiNx a significantly higher work function with a span of 0.05 to 0.43 V is
estimated (Table 6). The 0.05 V indicate an almost ideal work function for RFET operation close
to 4.6 eV mid-gap, although the eSBH for electrons of this device favors NMOS over PMOS op-
eration in terms of IDS,on (Fig. 46). On the other hand, an estimate of 0.43 V is observed as well
for an in parallel processed device indicating an even higher work function. This spread is
confirmed by further WTiNx devices (not shown here) hinting at a variability of the reactive
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sputter deposition process possibly resulting in different compositions of the WTiNx material.
Based on the respective literature, the composition is suspected to vary greatly between devices
as tungsten on SiO2 is reported with 4.6 eV, while tungsten-nitride (WN) reaches values of up
to 5.12 eV and titanium-nitride values of 4.51 eV (TiN) [135–137]. Hence, it is to be suspected
for the mid-gap WTiNx devices, that the Ti share of the WTi 90/10%wt sputter target has pre-
dominately reacted to TiN as titanium is known to be a strong gas phase getter material for
e.g. nitrogen and oxygen [138, 139]. For the high work function WTiNx devices, a significant
contribution of WN is assumed, resulting in a net increase of the work function. The root cause
for this variability is supposedly the location of the gas inlet inside the sputtering deposition
process chamber as it is not symmetrically aligned to the sputter target. This likely results in
a N2 concentration gradient in the vicinity of the target and consequently a change in WN to
TiN ratio in the ejected particle composition.
Noteworthy, only for WTiNx FG electrode devices a hysteresis in the FG input characteristic
is observed, exemplary illustrated for NMOS operation in Fig. 46d. The hysteresis is a strong
indication for FGOx trap states in or at the body interface either caused by the high energy
sputter deposition process of WTiNx or by impurities incorporated in the sputter target as the
material purity is only 99.9% (3N) in comparison to the electron beam PVD materials with
99.99% (4N). Besides, the DeFET devices have not been finally tempered to reduce oxide trap
state densities.
Interestingly, the WTiNx device FG input characteristics (Fig. 46a,b) correspond exceptionally
well with the long-channel device simulations presented previously in Fig. 28. As discussed
before, the distortions in the linear region in PMOS operation result from an inefficient hole
injection at the source SB.
Although, a symmetric FG work function is favorable for CMOS-like RFET circuit designs a
sufficiently limited IDS,CMOS−Off and high IDS,Drive are still required for circuit performance.
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(a) Logarithmic plot, PMOS biasing VDS = –1 V
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(b) logarithmic plot, NMOS biasing VDS = +1 V
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(c) Linear plot, PMOS biasing VDS = –1 V
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(d) Linear plot, NMOS biasing VDS = +1 V
Fig. 45: Input characteristics for Al metal FG with NiSi SB, 1st generation (furnace 600 s).
Dimensions: Width 50 µm, BGL 30 µm, FGL 10 µm
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(a) Logarithmic plot, PMOS biasing VDS = –1 V
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(b) Logarithmic plot, NMOS biasing VDS = +1 V
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(c) Linear plot, PMOS biasing VDS = –1 V
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(d) Linear plot, dual sweep, NMOS biasing VDS = +1 V
Fig. 46: FG input characteristics of WTiNx metal FG device with NiSi SB, 2
nd generation (RTA 60 s).
Dimensions: Width 100 µm, BGL 100 µm, FGL 70 µm (compare Fig. 32)
In order to further optimize the dual-gate DeFET with regards to IDS,CMOS−Off, a dual-metal
FG electrode design as depicted in Fig. 47 is experimentally and simulatively evaluated. Es-
sentially, the FG is split into two gates forming a series FG topology between the source and
drain terminal with two distinct gate work functions, i.e. 4.38 eV (M1) and 4.98 eV (M2). The
simulated FG input characteristic of the dual-metal FG DeFET depicted in Fig. 48 states a sig-
nificant improvement in terms of IDS,CMOS−Off, e.g. IDS,CMOS−Off = 30 pA/µm in comparison to the
single-metal FG DeFET IDS,CMOS−Off = 30 nA/µm for VBG = ±5 V (Fig. 36). As the sub-Vth region is
reached, > 5 decades of on/offCMOS current ratio and a higher magnitude of VBG leading to an
increased IDS,Drive current are theoretically predicted. In this topology, high-performance and
low-leakage operation modes with increased IDS,Drive or reduced IDS,CMOS−Off, respectively, can
be electrically selected by altering the back gate biasing similar to industrial FDSOI MOSFET
devices [15, 88]. The energy band diagrams for the dual-metal FG are depicted in Fig. 49 clearly
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Metal 1
Source Drain
Back Gate
Silicon Silicide / MetalOxide
Metal 2
Front Gate
Fig. 47: Dual-metal FG electrode dual-gate DeFET simulation structure.
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(a) logarithmic plot
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(b) linear plot
Fig. 48: Simulated dual-metal FG effect on FG input characteristics, VDS = ±1 V, FG-M1/M2 4.38/4.98 eV.
illustrating the potential barrier formation of M1 prior to M2 for given FG potential for holes
in the valence band in PMOS operation (Fig. 49a) and vice versa M2 prior to M1 for electrons
in the conduction band in NMOS operation (Fig. 49b).
Experimentally, dual-metal devices featuring a combined FG electrode consisting of nickel and
WTiNx have been processed as presented in subchapter 3.1 and depicted in Fig. 20b [140]. The
FG input characteristic in Fig. 50 exhibits the improved symmetry of the WTiNx FG between
P- and NMOS operation in terms of Vth. Closer comparison of Vth for IDS = 100pA for PMOS
operation (VBG = −12V) yields a threshold increase of 180 mV compared to the single WTiNx
FG device (green curves). For NMOS operation (VBG = +12V) a slight decrease of 90 mV is
measured although the sub-Vth slopes differ marginally probably introducing an error into the
estimations. As discussed previously, WTiNx sputter process is suspected to introduce oxide
traps although no hysteresis is observed for this device.
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(a) PMOS biasing, VDS = –1 V, VBG = – 5 V
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(b) NMOS biasing, VDS = +1 V, VBG = +5 V
Fig. 49: Dual-metal FG DeFET band diagrams for work function FG-M1 4.38 eV and FG-M2 4.98 eV.
Unfortunately, the experimental devices do not clearly confirm the predicted decrease in
IDS,CMOS−Off leakage current. This is owed to the fact, that the work functions of the Ni and
WTiNx FG electrodes do not differ sufficiently compared to the simulated 4.68±0.3 eV work
function difference in order to improve the Vth for P- and NMOS operation. Also, an interdiffu-
sion of Ni and possibly unreacted Ti during the high energy sputter process is not precluded as
both materials exhibit high diffusion rates even at moderate process temperatures [134]. Nev-
ertheless, the general mechanism is regarded to be confirmed cautiously by this experiment. It
has to be noted, that a fully self-aligned fabrication approach is assessed to be at least techno-
logically complicated as no straight forward integration of dual work function gates has been
reported yet.
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(a) logarithmic plot, PMOS biasing, VDS = –1 V
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(b) logarithmic plot, NMOS biasing, VDS = +1 V
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(c) linear plot, PMOS biasing, VDS = –1 V
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(d) linear plot, NMOS biasing, VDS = +1 V
Fig. 50: FG Input characteristics for Ni/WTiNx dual-metal FG, 2
nd generation (RTA 120 s).
For direct comparison single WTiNx FG from Fig. 46 (green dashed lines).
Dimensions: Width 100 µm, BGL 30 µm, FGL-1 10 µm, FGL-2 10µm
Source/Drain Schottky-Barrier Engineering
In this subsection, an experimentally demonstrated process optimization for increased RFET
symmetry in terms of IDS,on for P- and NMOS operation and a simulatively predicted improve-
ment of SB injection efficiency for conventional CMOS applications is discussed.
As presented before, the IDS,on current of the DeFET is mainly limited by the SB charge carrier
injection efficiency and less depending on carrier mobilities or gate length. As the doping
level of the Si-body is almost intrinsica only the minor surface roughness scattering at the high
quality BOX interface in conjunction with the transverse electrical field is degrading carrier
a Boron background doping of approx. 1e15 cm-3.
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mobilities. Hence, mobilities are considered to be close to ideal valuesb for a MOSFET device
[141].
The horizontal furnace based NiSi process, implemented for the 1st generation devices, re-
sults in a significantly increased hole conduction branch in relation to the electron branch, e.g.
400 nA/µm for VBG = –15 V and only 800 pA/µm for VBG=+15 V (Fig. 51b, red triangles). As
presented in detail in section 2.2.2, this is attributed to a pronounced boron pile-up due to
SIDS, which significantly reduces the eSBH for holes. The resulting FG input characteristics of
a 1st generation DeFET, depicted in Fig. 45, exhibit an analogous behavior as the predecessor
nanowire RFET by F. Wessely et al. although the IDS on-to-off current ratio is comparatively
improved to up to 9 decades [16, p.89, Abb. 4.17]. The observed Vth-shift and sub-Vth slope
difference is attributed to the work function difference of the Ni and Al FG electrodes as well
as to body and oxide thickness differences between the nanowire RFET and planar DeFET,
respectively. In summary, it can be stated that a successful transfer of the furnace silicidation
process from the predecessor nanowire RFET to the planar FDSOI DeFET technology has been
realized.
The experimental SB contact formation process of the 2nd generation devices has been con-
trolled via electrical characterization of BG-only (or pseudo) SBFET process monitor devices
(see subsection 2.2.3). As the silicidation time of the Ni2Si soak annealing process increases, an
ambipolar characteristic is clearly developing (Fig. 51a).
The second RTA-based silicidation step at 410°C triggers a phase transition of Ni2Si to NiSi and
introduces a boron pile-up due to silicidation induced dopant segregation (SIDS) (Fig. 51b). For
an RTA silicidation time of 60 s the eSBH for electrons is lower than for holes as can be derived
from the steeper slope and magnitude of IDS in the n-branch (VBG> -2 V) in relation to the p-
branch (VBG< -2 V). After additional 60 s (120 s total) of RTA silicidation processing, an almost
symmetrical input characteristic in terms of IDS for electron (VBG> 15 V) and hole (VBG< –15 V)
conduction is observed. Also, the steeper slope switched to the p-branch for VBG< –4 V clearly
indicating a reduced eSBH for holes resulting of the SIDS boron pile up at the NiSi/Si interface.
The IDS,on symmetry is also observed for FG input characteristics of 2
nd generation devices.
As illustrated in Fig. 50c,d a perfect symmetry in terms of IDS,on current of 6.8 and 8.2 µA for
VBG = ±14 V is realized.
Based on the experimental results of the 2nd generation RTA silicidation, it is concluded, that
IDS,on symmetry for RFET devices is achievable by carefully applying a SIDS SB formation pro-
cess based on the NiSi silicide technology. Also, low eSBH for holes on p-type silicon are fea-
sible without an additional doping process by utilizing the background doping as the dopant
pile-up source.
b Bulk mobilities for holes/electrons approximately 505/1450 cm2/Vs [17, p.547].
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The following device simulations are based on the reported capability of NiSi silicide tech-
nology to realize < 0.1 eV eSBH for holes and electrons in conjunction with ion implantation
and SIDS (see 2.2.2, Fig. 7). The simulated implementation is discussed for hard-wired DeFET
configurations for conventional CMOS applications. As the simulation is not calibrated and
the WKB tunneling approximation tends to overestimate the IDS current, all results should
be assessed with a considerable grain of salt and should be regarded as trends requiring an
experimental foundation.
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(b) NiSi BG-only SBFET, VDS = –1 V
Fig. 51: BG input characteristics of process monitor devices Ni2Si and NiSi BG-only SBFET.
As expected, the introduction of a low work function SB for NMOS and high work function for
p-type or hole channel MOSFET (PMOS) operation considerably improves the IDS,on current
for the preferred carrier type. As illustrated by the BG input characteristics in Fig. 52b, the the-
oretical implementation increases IDS,on by approximately 2 decades from 8 to 500 µA/µm at
VBG = –5 V (PMOS operation) and 7 to 900 µA/µm at VBG = +5 V (NMOS operation) in compari-
son to the mid-gap SBH BG input characteristics depicted in Fig. 36a. Also, as the SB resistance
is reduced, even the sub-Vth slope of the BG input characteristic reaches 66 mV/dec. Further,
the ambipolar current is suppressed below 20 nA/µm at VBG = –5 V for NMOS and 2 nA/µm at
VBG = +5 V for PMOS operation (Fig. 52a).
The increased IDS,on for low SBH from the BG input characteristic directly translates to the IDS,on
of the FG input characteristics depicted in Fig. 53. For P- and NMOS operation the sub-Vth-
slope reaches the theoretical limit of 63mV/dec at 300 K and < 1 fA/µm IDS,off confirming the
electrostatic control of the FG also in the case of negligible SB resistance. Again, it has to be
noted, that the implemented drift-diffusion model underestimates the slope as SCE are not
taken fully into account. As the SB resistance is not limiting the IDS current flow, the slope in
the transition region between sub-Vth and linear region is significantly improved compared to
the reference DeFET simulations depicted in Fig. 36b.
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Fig. 52: Effect of 0.1eV SBH on BG input characteristics.
PMOS VDS = –1 V, NMOS VDS = +1 V
Further, as the carrier injection is exceptionally increased the FG output characteristic of the
PMOS does not exhibit the typical supra-linear distortion normally found for SBH of 0.1 eV
(Fig. 54). As the boron pile-up of the reference device at the SB interface and its eSBH increas-
ing effect is still included in the simulation, the NMOS displays a supra-linear distortion for
VDS< 0.75 V.
Compared to experimentally reported NiSi SIDS-based SBFET, either long-channel devices
[56] or short-channel devices [131, 142–145], the DeFET simulation shows similar IDS,on lev-
elsa although the WKB tunneling approximation model in conjunction with SBL results in
a considerable IDS current overestimation given the BOX thickness of 30 nm. As stated be-
fore, the predicted ideal sub-Vth slope has to be considered with caution as the implemented
drift-diffusion model underestimates SCE. Nevertheless, the results hint quite favorable de-
vice performance and should be considered for future experimental research. As stated before,
0.1 eV SBH can be realized with NiSi SIDS-based process technologies in conjunction with se-
lective ion implantation. Therefore, a co-integration of RFET and hard-wired high performance
DeFET devices in a single technology process flow for optimized reconfigurable CMOS logic
circuits seems feasible.
a Especially compared to Urban et al. [142, 144]
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(a) Logarithmic plot, PMOS biasing VDS = –1 V
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(b) Logarithmic plot, NMOS biasing VDS = +1 V
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(c) PMOS biasing VDS = –1 V
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(d) NMOS biasing VDS = +1 V
Fig. 53: Effect of SBH 0.1 eV for electrons and holes, respectively, on FG input characteristics.
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(a) PMOS biasing, VBG = – 4 V, VDS = –1 V
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(b) NMOS biasing, VBG = +4 V, VDS = +1 V
Fig. 54: Effect of 0.1 eV SBH for electrons and holes, respectively, on FG output characteristics.
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3.2.3 High Temperature Characteristics
In this section, the experimental results under high temperature (HT) conditions of long-
channel POC devices are presented and compared followed by simulation results proposing
the feasibility to implement hard-wired DeFET in conventional HT CMOS applications.
Due to the remarkably low off-state leakage currents (IDS,off), the experimental DeFET devices
exhibit exceptional characteristics under high operating temperatures. The reason for the ex-
ceptional HT performance lies in the SOI substrate, which eliminates the bulk leakage current
as the main contributor to IDS,off leakage. Further, the introduction of SB contacts minimizes
the leaking via the band-to-band tunneling effect in comparison to conventional steep S/D p-n
junctions. In conjunction with the induced high potential barrier of the FG in the off-state, the
IDS,off leakage is significantly reduced compared to conventional MOSFET designs (see Fig. 30).
In the following, experimental POC devices with aluminum and WTiNx FG electrodes of the
1st and 2nd generation with two different NiSi silicidation schemes are evaluated at substrate
temperatures up to ~473 K (see 3.1).
As described in section 2.2.1, an increase in temperature raises the probability for charge carri-
ers to overcome the SB by thermionic field emission (TFE) or thermionic emission (TE). There-
fore, the carrier injection efficiency is exponentially enhanced and consequently the IDS,on cur-
rent increases significantly. This mechanism is clearly illustrated by the BG input characteristic
of a BG-only transistor for increased temperatures as depicted in Fig. 55.
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(a) BG-only input characteristic, VDS = –1 V
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(b) IDS,on temperature dependency
Fig. 55: Input characteristics of a BG-only transistor at high temperatures, 2nd generation (RTA 60s).
Dimensions: Width 100 µm, BGL 50 µm
The device exhibits a lower eSBH for electrons than for holes, typical for 2nd generation devices
exposed only for 60 s to the RTA silicidation process. This results in a comparably reduced
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SIDS and boron pile-up formation as discussed previously. A rise of substrate temperature
up to 473 K enhances IDS,on for NMOS operation (VBG = +10 V) by up to an order of magnitude
while for PMOS operation (VBG = –10 V) the IDS,on increase saturates between 373 to 423 K and
declines at 473 K (Fig. 55b). This decrease is attributed to the reduction of hole carrier mobility
with increasing temperature while the increase of injection efficiency overcompensates this
mobility decrease for electrons.
Fig. 56 depicts the FG high-temperature input characteristics of a 1st generation Al metal FG
device with the SB fabricated by the horizontal furnace based silicidation process as described
in 3.1. For NMOS operation (Fig. 56b,d) the IDS,on current increases from 11 µA at 323 K up to
78 µA at 473 K. As discussed before, the horizontal furnace silicidation process yielded SB de-
vices with pronounced boron pile-up profiles due to SIDS and therefore an increased eSBH for
electrons and reduced eSBH for holes. As the temperature is increased, the thermionic emission
and thermionic field emission transport of electrons over and through the SB increases result-
ing in the increase of injection efficiency and consequently of IDS,on for the n-branch. On the
other hand, for PMOS operation (Fig. 56a,c) the IDS,on current decreases with increasing tem-
perature as the hole charge carrier mobility decreases and the SB injection efficiency is already
maximized by the boron pile-up.
Notably, the electrostatic control of FG does not significantly deteriorate for increasing tem-
perature as the sub-Vth slope does only increase moderately (Fig. 56a,b) and the FG output
characteristic displays clear saturation behavior (Fig. 56e,f).
For both operation modes the IDS,off current increases by approximately 2 decades from 323 K
to 473 K. It has to be noted, that the IDS,off leakage current at 323 K is initially already 2 decades
higher compared to 2nd generation devices (e.g. Fig. 57). This is attributed to a larger Si-body
thickness of 1st generation devices caused by a TMAH-based recess etch process deviation
during the 1st generation device fabrication.
Especially for the NMOS operation, the typical supra-linear distortion of the FG output char-
acteristic, which is associated with the drain-side SB, decreases and is completely compensated
at 473 K as illustrated in Fig. 56 (compare with Fig. 34b, Fig. 54b).
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(a) Logarithmic plot, FG input characteristic
PMOS biasing VDS = –1 V, VBG = –20V
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(b) Logarithmic plot, FG input characteristic
NMOS biasing VDS = –1 V, VBG = +20V
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(c) Linear plot, FG input characteristic
PMOS biasing VDS = –1 V, VBG = –20V
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(d) Linear plot, FG input characteristic
NMOS biasing VDS = +1 V, VBG = +20V
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(e) FG Output characteristic at 473 K
PMOS biasing VBG = –20V
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(f) FG Output characteristic at 473 K
NMOS biasing VBG = +20V
Fig. 56: Characteristics of an aluminum FG DeFET exposed to high-temperatures, 1st generation
(furnace). Dimensions: Width 45 µm, BGL 34 µm, FGL 20 µm
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The FG input characteristics under high temperature exposure of a 2nd generation DeFET are
depicted in Fig. 57. The device exhibits a lower eSBH for electrons than for holes and is biased
for IDS,on symmetry at room temperature with PMOS biasing of VBG = –18 V and NMOS biasing
of VBG = +12 V. For this biasing, both operation modes exhibit an increase of IDS,on offsetting and
over compensating the decrease of carrier mobilities with increasing temperature (Fig. 57c,d).
This demonstrates, that a careful selection of BG biasing or a temperature controlled BG biasing
is able to minimize the negative temperature coefficient generally associated with MOSFET
devices. In conjunction with the very temperature stable Vth and sub-Vth-slope, precise high
temperature circuits are expected to be realizable. Nevertheless, device reliability has to be
proven as well. As a matter of fact, WTiNx FG devices revealed reliability issues in form of
FGOx dielectric breakdown at elevated temperatures further supporting the assumption of an
oxide degrading effect of the reactive sputtering process.
More over, compared to the 1st generation devices (Fig. 56), the IDS,off current is reduced by
over 2 orders of magnitude at 323 K and one order of magnitude at 473 K for P- and NMOS
operation (Fig. 57a,b). Again, this is linked to the fact, that the Si-body layer is considerable
thinner compared to the 1st generation devices improving the electrostatic control of the FG on
the channel.
Comparing the minimum IDS,off leakage current with reported long-channel silicon devices
from the literature [146–148] provides an orientation for the high temperature performance in
terms of IDS,off leakage suppression of the DeFET concept as depicted in Fig. 58a [95]. The refer-
enced devices feature similar micrometer gate lengths but differ in other leakage performance
affecting parameters as gate oxide thickness, doping and device architecture, i.e. FinFET, NW
and planar devices. Therefore, the comparison to these devices should be considered as a first
estimation. As experimentally demonstrated, the DeFET offers over one order of magnitude
less leakage current compared to the next best NW JLFET design [147]. Directly compared to
the predecessor NW RFET of F. Wessely, the 1st generation DeFET exhibits a similar behavior
[16]. But, as the Si-body layer has been successfully reduced for the 2nd generation DeFET
devices, an improvement of 3 decades from 1 pA/µm to 1 fA/µm at room temperature and
> 1 decade at elevated temperatures is achieved. Further, the IDS,on current follows an op-
posite trend and increases for increasing temperatures as the SB injection efficiency raises for
the moderately chosen BG potential of +12 V in contrast to the VBG = +20 V of the NW RFET
(Fig. 58b).
As an additional reference, state-of-the-art industrial HT MOSFET devices of XREL Semicon-
ductor are electrically characterized on bare dice level. The XTR2N0807NA20a features an
estimated gate width of 8x 1200 µm (~9600 µm) as derived from Fig. 59a [149]. The device
offers an impressive on/off current ratio of 10 decades compared to ~8 decades of the experi-
a Devices are pre-series production samples and final series performance may vary.
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mental DeFET devices. As discussed previously, this ratio is directly linked to the inefficient SB
carrier injection. Substituting the mid-gap SB against 0.1 eV eSBH contacts potentially results
in theoretical 15 decades and substantial IDS,Drive current (see Fig. 53). In terms of IDS,off leakage
current both devices demonstrated almost identical exceptional performance (Fig. 58a).
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(a) PMOS biasing, VDS = +1 V, VBG = –18V
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(b) NMOS biasing, VDS = –1 V, VBG = +12V
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(c) PMOS biasing, VDS = –1 V, VBG = –18V
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(d) NMOS biasing, VDS = +1 V, VBG = +12V
Fig. 57: FG input characteristics for a WTiNx FG device (NiSi RTA, 60s) exposed to high-temperatures.
Dimensions: Width 100 µm, BGL 90 µm FGL 5 µm
In order to gather predictive results regarding the HT performance of the DeFET beyond 473 K,
TCAD simulations based on a less scaleda dual-gate DeFET device are conducted. Extending
the DD simulations into high temperature regions normally requires an extensive tempera-
ture calibration of the simulation parameters. As this is not implemented at this point, results
have to be regarded as trends with a considerable uncertainty although HD simulations do not
differ significantly from the here presented DD based simulations. As transistor reconfigura-
a FGL 180 nm, underlap 40 nm, BGL 260 nm, BOX 30 nm, Si-body 7 nm, FGOx 1 nm
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(a) IDS,off leakage current comparison derived from
Fig. 57a,b and Fig. 56a,b. Referenced long-channel
devices: FinFET by Akarvardar et al. [148], JLFET
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(b) Comparison of RFET IDS,off and IDS,on currents
normalized to 323 K derived from Fig. 57. NW RFET
characteristics taken from F. Wessely et al. [16,
p.107] for conventional VDS biasing.
Fig. 58: Summarized temperature dependencies.
bility under HT conditions is not of primary interest, the optimizations presented earlier for
conventional CMOS applications are implemented and discussed.
Fig. 60a,b illustrates the FG input characteristics for elevated temperatures of a dual-gate
DeFET with mid-gap SB contacts. As stated before, the high IDS,CMOS−Off and the on/offCMOS
ratio of only 2 decades are not suited for CMOS circuit design.
By applying the previously presented FG work function (FGWF) engineering, the high
IDS,CMOS−Off is mitigated and results in theoretically only <10 nA/µm leakage current and still
over 3 decades of on/offCMOS current ratio even at 550 K (Fig. 60c,d).
Combining the FG work function engineering with 0.1 eV eSBH for holes and electrons, re-
spectively, leads to extraordinary theoretical FG input characteristics as depicted in Fig. 61.
Besides the high IDS,on, the IDS,off branch is further reduced below 10 pA/µm at 500 K, as am-
bipolar injection at the drain-side is efficiently suppressed. Note, as SB injection efficiency is
already maximized, the IDS,on current decreases due to reduced carrier mobilities for rising
temperatures.
By combining all the previously presented theoretical improvements, the resulting DeFET de-
vice with remarkable HT characteristics for conventional HT CMOS applications is regarded
as a promising research candidate. In the next section, as part of an outlook, another promising
candidate is discussed.
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(b) Logarithmic plot, NMOS input characteristics,
VDS = –1 V
Fig. 59: Optical micrograph and input characteristics of a HT industrial grade XREL XTR2N0807NA20
n-type MOSFET (pre-series production) exposed to high temperatures.
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(a) Logarithmic plot, VDS = +/–1 V, VBG = +/– 5 V
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(b) linear plot, VDS = +/–1 V, VBG = +/– 5 V
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(c) Logarithmic plot, FG input characteristics
FGWF 4.38eV, VDS = –1 V, VBG = – 5 V
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(d) Logarithmic plot, FG input characteristics
FGWF 4.98eV, VDS = +1 V, VBG = + 5 V
Fig. 60: Effect of temperature on dual-gate DeFET FG input characteristics (FGL 180nm) without and with
optimized FGWF.
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(a) Logarithmic plot, PMOS FG characteristics
FGWF 4.38eV, eSBH 0.1 eV, VDS = –1 V, VBG = – 5 V
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(b) Logarithmic plot, NMOS FG input characteristics
FGWF 4.98eV, eSBH 0.1 eV, VDS = + V, VBG = + 5 V
                                   
 ) U R Q W  * D W H  9 R O W D J H   9 
    P
     
     
     
     
 
 '
 U D
 L Q
  6
 R X
 U F
 H 
 &
 X U
 U H
 Q W
   $
  
 P
 
            .
(c) linear plot, PMOS FG input characteristics
FGWF 4.38eV, eSBH 0.1 eV, VDS = –1 V, VBG = – 5 V
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(d) linear plot, NMOS FG input characteristics
FGWF 4.98eV, eSBH 0.1 eV, VDS = +1 V, VBG = + 5 V
Fig. 61: Effect of temperature on FGL 180 nm FG input characteristics for low eSBH and optimized FGWF.
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3.2.4 High Performance 2.5-Gate DeFET Device
In this section, as part of an outlook for the reconfigurable DeFET approach, an advanced pla-
nar DeFET structure is proposed and briefly evaluated by means of TCAD device simulations
[97, 105]. The device is able to mitigate the low IDS,Drive current of the mid-gap SB contacts as
well as the low threshold voltage, which results in a high IDS,CMOS−Off current of the dual-gate
reconfigurable DeFET in conjunction with the SB resistance limited sub-Vth slope. The proposed
planar DeFET design exhibits similarities to the stacked silicon nanowire based approach pre-
sented by De Marchi et al. [89, 90] but features a distinct additional BG electrode for Vth shifting
that is generally not efficiently applicable to nanowire based approaches and a unique feature
of planar FDSOI and, less effective, of bulk MOSFET devices [15, 88].
In the 2.5-gate DeFET structure, two additional top gate (TG) electrodes are implemented,
clamping the SB of S/D electrostatically between the BG and TG (Fig. 62a). For the 2.5-gate vari-
ant, the BG and TG are biased identically, reducing layout and routing complexity compared
to the separately biasable triple-gate approach. For the triple-gate DeFET, the gate potentials
can be selected independently, allowing independent adjustments of Vth and IDS,on as well as
enabling the implementation of two logic inputs per DeFET device. But, by this approach, the
circuit layout complexity is significantly increased [92, 150]. On the other hand, biasing the TG
by the source potential could compensate on the layout complexity as discussed by Moura et
al. [151]. In the following discussion, the focus is laid on the 2.5-gate approach based on design
parameters summarized in Fig. 62b.
In contrast to previous device simulations, the following subset of device simulations feature
the physically founded Schrödinger instead of the WKB SB tunneling model. This is based
on the fact, that the increased electrostatic control on the SB results in implausible high IDS,on
currents due to the severely violated wide barrier assumption of the WKB approach resulting in
a considerable overestimation of injection efficiency. Following the argumentation of R. Vega,
the light hole sub-band is considered to dominate the hole carrier transport over the SB for the
Schrödinger model. Hence, effective tunneling masses for electrons (m∗tn) and holes (m∗t p) are
set to 0.19m0 and 0.16m0 , respectively [122, pp.13]. Similar to the previous simulations, a SIDS
boron pile-up with a peak concentration of 5e18 cm-3 is introduced to the body layer at the SB
interfaces in order to realize symmetric p- and n-branch characteristics.
The simulated BG & TG input characteristics, as depicted in Fig. 63a, illustrate the improved
electrostatic control on the SB contacts in comparison to the BG-only input characteristics,
which are simulated with identical parameters and model framework. The IDS,on currents in-
crease by ~3 orders of magnitude from 60 nA/µm to 200 µA/µm for PMOS (VBG = –3 V) and
40 nA/µm to 300 µA/µm for NMOS operation (VBG = +3 V) (Fig. 36a). These increases result
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(a) Schematic tripple- or 2.5-Gate DeFET structure
Parameter Unit Value
FG work function eV 4.68
FG length nm 90
FG spacer nm 40
FGOx thickness nm 2
TG length nm 40
TG overlap nm 20
BG Length nm 210
Body layer thickness nm 7
BOX thickness nm 30
Electron SB height (φBn) eV 0.63
m∗tn /m∗t p m0 0.19 / 0.16
(b) 2.5G DeFET simulation parameters
Fig. 62: Schematic tripple- or 2.5-Gate DeFET structure and simulation parameters.
from significantly decreased tunneling distances at the source SB, as illustrated by the band di-
agrams for PMOS (Fig. 64a) and NMOS operation (Fig. 64b). Noteworthy, the sub-Vth slope is
also significantly decreased close to the ideal 63 mV/dec limit for the p-branch by the reduced
effective SB resistance (compare Fig. 36a).
As less BG potential is necessary to electrostatically modulate the SB to achieve reasonable
IDS,on magnitudes, the FGOx thickness requirements are reduced as well (see Fig. 39b). There-
fore, the following results are derived from simulations with 2 instead of 1 nm EOT FGOx
thickness, possibly reducing the technological fabrication complexity as only mid-κ instead
of high-κ dielectrics would be required. Further, the reduction of VBG allows an increase of Vth
and, given the ideal sub-Vth slope, a decrease of IDS,CMOS−Off below < 4 nA/µm as illustrated
by the FG input characteristics in Fig. 63b (compare Fig. 36b). More over, the CMOS on-to-off
current ratios are increased from 3 to 5 decades theoretically enabling reconfigurable CMOS
circuit designs with sufficient noise immunity and low static power consumption. Again, the
Vth shiftability of 125 mV/VBG is able to reduce IDS,CMOS−Off by over one order of magnitude
facilitating dynamic switching between low-power and high-performance circuit states as it is
the case in modern FDSOI CMOS technologies [15].
In comparison to the simulation results of dual-gate DeFET devices with SB heights of 0.1 eV
for conventional CMOS applications in subchapter 3.2.2, the reconfigurable mid-gap SB 2.5-
gate DeFET offers slightly less IDS,on current (compare Fig. 52, Fig. 53 with Fig. 63). But, this
result is less compelling as the WKB model implemented for the dual-gate 0.1 eV SBH simu-
lations tends to overestimate the IDS,on current. Therefore, an exemplary comparison based on
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(a) Logarithmic plot, BG & TG input characteristics
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(b) Logarithmic plot, FG input characteristics, VDS = ±1 V
Fig. 63: Simulated BG-only, combined BG & TG and FG input characteristics of a 2.5-gate DeFET device.
the Schrödinger model for optimized 2.5-gate NMOS operation with 0.1 eV SBH is depicted
in Fig. 65. Although the Schrödinger model is more conservative, the IDS,on currents are on
par with the WKB-based dual-gate DeFET approach (compare Fig. 53 with Fig. 65a). Also,
as previously described (see Fig. 44), FGWF engineering is able to reduce the IDS,CMOS−Off by
over 3 decades to 10 nA/µm for VBG = +2.5 V (Fig. 65a, compare blue and green circle). Further,
the TG electrode effectively shields the SB from the stray electric field of the FG electrode, as
the nearly flat conduction energy band at the source side for VFG = –2 V (off-biasing) indicates
in Fig. 65b. This results in a reduction of the required spacer distance without leading to an
ambipolar leakage current increase, as observed for the dual-gate DeFET (see Fig. 43).
Eventually, the simulatively proposed 2.5-gate DeFET has to be verified experimentally to fi-
nally conclude on the device performance. A possible fabrication approach could be based on
a conventional spacer self-aligned gate-first process by introducing a second and third spacer
formation step in order to obtain a top side gate stack with the FG capped by the TG elec-
trode and the TG dielectric. A TCAD based process development as well as refined device
simulations are part of the DFG funded PARFAIT cooperation project [152].
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(a) PMOS biasing, VDS = –1 V
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(b) NMOS biasing, VDS = +1 V
Fig. 64: Simulated 2.5-gate device band diagrams for TG & BG and BG-only configuration parallel to the
body-to-BOX interface at 3 nm inside the Si-body layer at 323 K (compare Fig. 63a). Insets
illustrate the source contact in detail.
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(a) NMOS, VDS = +1 V, SBH 0.1 eV
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(b) NMOS, VBG = +2.5 V, SBH 0.1 eV, FGWF 4.98 eV
Fig. 65: Simulated 2.5-gate device FG input characteristic and corresponding band diagrams for VFG ±2 V
and 0.1 eV SBH. Band diagram cut line parallel to the body-to-FGOx interface at 1 nm inside the
Si-body layer at 323 K.
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4 Conclusion and Outlook
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4.1 Conclusion
This work contributes to the intensifying research on the feasibility of extending Moore’s law
by exploiting novel characteristics of polarity controllable or reconfigurable MOSFET (RFET).
Generally, RFET devices are able to switch between n- and p-type conduction during circuit
operation via an ordinary electrical signal. Therefore, RFET enable increased complex systems
while decreasing the costs per basic logic function, based on their higher logic expressive-
ness. Unlike the majority of research efforts in this field, which are concentrating on extend-
ing end-of-roadmap silicon nanowire and gate-all-around RFET structures, this work focuses on
leveraging the economically matured and established planar FDSOI technology.
The scope of the work presented here includes the successful transfer of a predecessor sili-
con nanowire RFET technology into a planar RFET device termed DeFET. Additionally, this
technology is evaluated and optimized by means of experiments and TCAD simulations for
reconfigurable, as well as conventional CMOS device operation. In direct comparison to the
predecessor technology, the experimentally realized DeFET performance is further improved
regarding sub-Vth slope, IDS,off and high temperature (HT) characteristics. Also, the process
complexity is significantly reduced as standard UV, instead of electron beam lithography, is
sufficient for planar fabrication.
Based on a flexible non-self-aligned gate fabrication process, various proof-of-concept designs
and two functional DeFET device generations have been realized. The influence of different
front gate electrode materials, i.e. nickel, aluminum and reactively sputtered WTiNx in single-
and as dual-metal front gate designs, is successfully experimentally demonstrated. Notably,
WTiNx is identified as a possible mid-gap work function gate material suited for symmetric
RFET device design. In the context of n- and p-branch symmetry, the effective Schottky barrier
height adjustment process via SIDS is experimentally verified to be capable of delivering highly
balanced SB properties, which is essential for adequate RFET CMOS circuit design.
Based on the simulative design space exploration, a sufficiently thin ( 7 nm) body layer is
identified as the most critical feature of the planar dual-gate DeFET device design in order to
realize a sufficient on/offCMOS current ratio and low IDS,CMOS−Off static leakage current levels for
reconfigurable circuits. Also, the introduction of a dual-metal front gate electrode theoretically
results in a proper CMOS device performance but unfortunately the experimental results can
only partly confirm this prediction due to complex process variations of the WTiNx reactive
sputter deposition process. Based on experimental results of the NiSi SB formation in conjunc-
tion with SIDS, a possible route for a co-integration of hard-wired low SBH high-performance
DeFET, with increased IDS,on for conventional CMOS circuits building blocks side by side with
reconfigurable DeFET blocks in one fabrication process flow, is simulatively proposed.
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In comparison with the predecessor NW RFET devices, the HT performance of the DeFET
has been significantly improved. Especially the IDS,off leakage current under HT conditions is
experimentally demonstrated to be on par with industrial grade HT MOSFET devices. More-
over, the simulative combination of low SBH and suitable FGWF for hard-wired P- and NMOS
DeFET results in impressive characteristics for HT CMOS applications.
Last but not least, the 2.5-gate DeFET concept offers predictively superior RFET performance
compared to the dual-gate DeFET design as IDS,CMOS−Off, sub-Vth slope and IDS,Drive are almost
on par with conventional FDSOI MOSFET technologies. However, this prediction has to be
considered with caution as no experimental verification is available, today.
4.2 Outlook
The results presented in this thesis suggest reasonable prospects for a possible extension of
Moore’s law by planar FDSOI-based reconfigurable DeFET devices. Based on these prospects,
the cooperation project PARFAIT: Power-aware AmbipolaR Fpga ArchITecture, currently executed
by the ITIV (KIT) together with the IES (TUD) and ISTN (TUD), has been granted and com-
pletely funded for three years by the DFG (Fig. 66).
The PARFAIT project builds upon the initial development of a predictive technology model
(PTM) via physically motivated TCAD simulations and the extension of the block-based into
process-based TCAD simulations. The PTM is the virtual equivalent to a hardware derived
process design kit (PDK), typically provided by semiconductor foundries for circuit design
and layout. In this context, further device optimizations including triple-gate DeFET arrange-
ments are considered. A noteworthy advantage of the tripple-gate DeFET is the intrinsic XOR
functionality on transistor level, which is frequently used by en/decryption, checksum calcu-
lation and other arithmetic operations. Based on the derived PTM, the benefits of transistor
level reconfigurability for circuit design and system architecture of, but not limited to, FPGA
are evaluated with a focus on a reduction of chip area and power consumption. As the DeFET
technology features a wide threshold shiftability, a threshold adaption scheme for dynamic cir-
cuit delay compensation and leakage current optimization, both at the design- and run-time,
is evaluated. This theoretically enables FPGA designs to cope with delay variation caused
by temperature changes and on-chip-variation. Also, the reconfigurability is considered for
improving the performance and reduce the area overhead of the FPGA interconnect network.
Last but not least, as the electrostatic instead of chemical doping concept in conjunction with SB
contacts prevents the carrier freeze-out effect at cryogenic temperatures. Therefore, cryogenic
and high operating temperature for digital applications in harsh environments are studied as
well within this project.
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Besides the simulative approach of the PARFAIT project, further hardware based studies of the
DeFET technology in the context of sensing, harsh environment and high frequency operation
are interesting future research topics. Especially the shiftable steep sub-threshold operation
region and freely selectable charge carriers for sensing applications and the low parasitic ca-
pacitances of the front gate and SB contacts for high frequency operation suggest promising
insights.
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